LTM2892 datasheet(21/38 Pages) LINER

21 / 38 page

LTM2892

2892fa

For more information www.linear.com/LTM2892

Inter-IC Communication (I2C) Bus

The LTM2892-I provides an isolated I2C compatible inter-

face supporting master mode only, with a unidirectional

clock (SCLIN), and bidirectional data (SDA1). The maxi-

mum data rate is 400kHz which supports fast-mode I2C.

Timing is detailed in Figure 10. The data rate is limited by

the slave acknowledge setup time (tSU;ACK), consisting of

the I2C standard minimum setup time (tSU;DAT) of 100ns,

maximumclockpropagationdelayof225ns,glitchfilterand

isolated data delay of 500ns maximum, and the combined

isolated and logic data fall time of 300ns at maximum bus

loading.ThetotalsetuptimereducestheI2Cdataholdtime

(tHD;DAT) to a maximum of 175ns, guaranteeing sufficient

data setup time (tSU;ACK).

applicaTions inForMaTion

The isolated side bidirectional serial data pin, SDA2,

simplified schematic is shown in Figure 11. An internal

1.8mA current source provides a pull-up for SDA2. Do not

connect any other pull-up device to SDA2. This current

source is sufficient to satisfy the system requirements

for bus capacitances greater than 200pF in fast mode and

greater than 400pF in standard mode.

Additional proprietary circuitry monitors the slew rate on

the SDA1 and SDA2 signals to manage directional control

across the isolation barrier. Slew rates on both pins must

be greater than 1V/μs for proper operation.

Figure 10. I2C Timing Diagram

Figure 11. Isolated SDA2 Pin Schematic

2892 F11

SDA2

1.8mA

GLITCH

FILTER

TO LOGIC SIDE

FROM LOGIC SIDE

2892 F10

tPROP

tSU;DAT

SDA1

SDA2

SCLIN

SCLOUT

tHD;DAT

tSU;ACK

STOP

START

SLAVE ACK

LTM2892 데이터시트(PDF) 21 Page - Linear Technology

LTM2892 데이터시트(HTML) 21 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

데이터시트 다운로드

링크 URL