전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

REF2025 데이터시트(PDF) 24 Page - Texas Instruments

Click here to check the latest version.
부품명 REF2025
상세설명  Low-Drift, Low-Power, Dual-Output, VREF and VREF / 2 Voltage References
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

REF2025 데이터시트(HTML) 24 Page - Texas Instruments

Back Button REF2025 Datasheet HTML 20Page - Texas Instruments REF2025 Datasheet HTML 21Page - Texas Instruments REF2025 Datasheet HTML 22Page - Texas Instruments REF2025 Datasheet HTML 23Page - Texas Instruments REF2025 Datasheet HTML 24Page - Texas Instruments REF2025 Datasheet HTML 25Page - Texas Instruments REF2025 Datasheet HTML 26Page - Texas Instruments REF2025 Datasheet HTML 27Page - Texas Instruments REF2025 Datasheet HTML 28Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 33 page
background image
C
C
C
VREF
VIN
REF
DIG1
Microcontroller
A/D Input
Via
to GND
Plane
Via to
Input Power
Analog Input
VBIAS
GND
EN
REF
V+
GND
OUT
IN-
IN+
AIN
C
C
24
REF2025, REF2030, REF2033, REF2041
SBOS600C – MAY 2014 – REVISED JANUARY 2017
www.ti.com
Product Folder Links: REF2025 REF2030 REF2033 REF2041
Submit Documentation Feedback
Copyright © 2014–2017, Texas Instruments Incorporated
12 Layout
12.1 Layout Guidelines
Figure 58 shows an example of a PCB layout for a data acquisition system using the REF2030. Some key
considerations are:
Connect low-ESR, 0.1-μF ceramic bypass capacitors at VIN, VREF, and VBIAS of the REF2030.
Decouple other active devices in the system per the device specifications.
Using a solid ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup.
Place the external components as close to the device as possible. This configuration prevents parasitic errors
(such as the Seebeck effect) from occurring.
Minimize trace length between the reference and bias connections to the INA and ADC to reduce noise
pickup.
Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if
possible, and only make perpendicular crossings when absolutely necessary.
12.2 Layout Example
Figure 58. Layout Example



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com