4 - 4

© 2000 IXYS All rights reserved

V

10

1 00

1 000

0. 1

1

10

100

Pulse Width - Seconds

0.00001

0.0001

0.001

0.01

0.1

1

10

0.001

0.01

0.1

1

V

0

5

10

15

20

25

30

35

40

50

100

250

500

1000

2500

5000

V

0.2

0.4

0.6

0.8

1.0

1.2

1.4

0

10

20

30

40

50

Gate Charge - nC

0

50

100

150

200

250

0

2

4

6

8

10

12

Crss

Coss

Ciss

V

I

I

f = 1MHz

T

10ms

1ms

100ms

DC

T

Single pulse

D = Duty Cycle

0.1ms

T

D=0.5

D=0.1

D=0.05

D=0.02

D=0.01

D=0.2

Figure 8. Capacitance Curves

Figure 7. Gate Charge

Figure 9. Source Current vs. Source to Drain Voltage

Figure 11. Transient Thermal Resistance

Figure10. Forward Bias Safe Operating Area

IXTH 14N80