전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SSL8516T 데이터시트(PDF) 14 Page - NXP Semiconductors

부품명 SSL8516T
상세설명  Greenchip PFC and flyback controller
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

SSL8516T 데이터시트(HTML) 14 Page - NXP Semiconductors

Back Button SSL8516T Datasheet HTML 10Page - NXP Semiconductors SSL8516T Datasheet HTML 11Page - NXP Semiconductors SSL8516T Datasheet HTML 12Page - NXP Semiconductors SSL8516T Datasheet HTML 13Page - NXP Semiconductors SSL8516T Datasheet HTML 14Page - NXP Semiconductors SSL8516T Datasheet HTML 15Page - NXP Semiconductors SSL8516T Datasheet HTML 16Page - NXP Semiconductors SSL8516T Datasheet HTML 17Page - NXP Semiconductors SSL8516T Datasheet HTML 18Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 33 page
background image
SSL8516T
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 1 — 5 May 2014
14 of 33
NXP Semiconductors
SSL8516T
Greenchip PFC and flyback controller
Figure 9 shows the drain voltage, valley signal, secondary stroke signal and the internal
oscillator signal.
Valley switching allows high frequency operation because capacitive switching losses are
reduced (see Equation 4). High frequency operation makes small and cost-effective
magnetic components possible.
(4)
7.3.3 Current mode control (FBSENSE pin)
Current mode control is used for the flyback converter because of its good line regulation.
The FBSENSE pin senses the primary current across an external resistor and compares it
to an internal control voltage. The internal control voltage is proportional to VFBCTRL (see
Figure 10).
The FBSENSE pin outputs a current of 2.1
A. This current runs through the resistors
from the FBSENSE pin to the sense resistor RSENSE2 and creates an offset voltage.
Resistor RSS2 causes the offset voltage because RSENSE2 is relatively small. The minimum
flyback peak current is adjusted using this offset voltage. Adjusting the minimum peak
current level, changes the frequency reduction slope (see Figure 7).
(1) Start of a new cycle at lowest drain voltage.
(2) Start of a new cycle in a classical Pulse-Width Modulation (PWM) system without valley detection.
Fig 9.
Signals for valley switching
P
1
2
---
C
d
V
2
f
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com