전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADCLK907BCPZ-R7 데이터시트(PDF) 7 Page - Analog Devices

부품명 ADCLK907BCPZ-R7
상세설명  Ultrafast SiGe ECL Clock/Data Buffers
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADCLK907BCPZ-R7 데이터시트(HTML) 7 Page - Analog Devices

Back Button ADCLK907BCPZ-R7 Datasheet HTML 3Page - Analog Devices ADCLK907BCPZ-R7 Datasheet HTML 4Page - Analog Devices ADCLK907BCPZ-R7 Datasheet HTML 5Page - Analog Devices ADCLK907BCPZ-R7 Datasheet HTML 6Page - Analog Devices ADCLK907BCPZ-R7 Datasheet HTML 7Page - Analog Devices ADCLK907BCPZ-R7 Datasheet HTML 8Page - Analog Devices ADCLK907BCPZ-R7 Datasheet HTML 9Page - Analog Devices ADCLK907BCPZ-R7 Datasheet HTML 10Page - Analog Devices ADCLK907BCPZ-R7 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 16 page
background image
Data Sheet
ADCLK905/ADCLK907/ADCLK925
Rev. B | Page 7 of 16
D1
D1
D2
D2
Q1
Q1
Q2
Q2
12
11
10
1
3
4
9
2
ADCLK907
TOP VIEW
(Not to Scale)
NOTES
1. EXPOSED PAD. THE EXPOSED PAD IS NOT ELECTRICALLY CONNECTED TO ANY PART OF THE CIRCUIT.
IT CAN BE LEFT FLOATING FOR OPTIMAL ELECTRICAL ISOLATION BETWEEN THE PACKAGE HANDLE
AND THE SUBSTRATE OF THE DIE. IT CAN ALSO BE SOLDERED TO THE APPLICATION BOARD IF IMPROVED
THERMAL AND/OR MECHANICAL STABILITY IS DESIRED. EXPOSED METAL AT THE CORNERS OF THE PACKAGE
IS CONNECTED TO THIS EXPOSED PAD. ALLOW SUFFICIENT CLEARANCE TO VIAS AND OTHER COMPONENTS.
Figure 5. ADCLK907 Pin Configuration
Table 5. Pin Function Descriptions for Dual 1:1 ADCLK907 Buffer
Pin No.
Mnemonic
Description
1
D1
Noninverting Input 1.
2
D1
Inverting Input 1.
3
D2
Noninverting Input 2.
4
D2
Inverting Input 2.
5
VT2
Center Tap 2. Center tap of 100 Ω input resistor, Channel 2.
6
VREF2
Reference Voltage 2. Reference voltage for biasing ac-coupled inputs, Channel 2.
7, 14
VEE
Negative Supply Voltage.
8, 13
VCC
Positive Supply Voltage. Pin 8 and Pin 13 are not strapped internally.
9
Q2
Inverting Output 2.
10
Q2
Noninverting Output 2.
11
Q1
Inverting Output 1.
12
Q1
Noninverting Output 1.
15
VREF1
Reference Voltage 1. Reference voltage for biasing ac-coupled inputs, Channel 1.
16
VT1
Center Tap 1. Center tap of 100 Ω input resistor, Channel 1.
EPAD
Exposed Pad. The exposed pad is not electrically connected to any part of the circuit. It can be left floating for
optimal electrical isolation between the package handle and the substrate of the die. It can also be soldered to
the application board if improved thermal and/or mechanical stability is desired. Exposed metal at the corners
of the package is connected to this exposed pad. Allow sufficient clearance to vias and other components.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com