AD9548 datasheet(16/111 Pages) AD

16 / 111 page

AD9548

Data Sheet

Pin No.

Mnemonic

Input/

Output

Pin Type

Description

21, 22

AVDD3

Power

3.3 V Analog (DAC) Power Supply.

23, 24

AVDD

Power

1.8 V Analog (DAC) Power Supply.

CLKINN

Differential

input

Clock Distribution Input. In standard operating mode, this pin is connected to the

filtered DACOUTN output. This internally biased input is typically ac-coupled and,

when configured as such, can accept any differential signal whose single-ended

swing is at least 400 mV.

CLKINP

Differential

input

Clock Distribution Input. In standard operating mode, this pin is connected to the

filtered DACOUTP output.

AVDD

Power

1.8 V Analog (Input Receiver) Power Supply.

OUT_RSET

Current set

resistor

Connect an optional 3.12 kΩ resistor from this pin to ground (see the Output

Current Control with an External Resistor section).

31, 37, 38,

AVDD3

Power

Analog Supply for Output Driver. These pins are normally 3.3 V but can be 1.8 V.

Pin 31 powers Out0x. Pin 37 powers OUT1x. Pin 38 powers OUT2x. Pin 44 powers

OUT3x. Apply power to these pins even if the corresponding outputs (OUT0P/

OUT0N, OUT1P/ OUT1N, OUT2P/ OUT2N, and OUT3P/ OUT3N) are not used. See

the Power Supply Partitions section.

OUT0P

LVPECL,

LVDS, or

CMOS

Output 0. This output can be configured as LVPECL, LVDS, or single-ended CMOS.

LVPECL and LVDS operation require a 3.3 V output driver power supply. CMOS

operation can be either 1.8 V or 3.3 V, depending on the output driver power

supply.

OUT0N

LVPECL,

LVDS, or

CMOS

Complementary Output 0. This output can be configured as LVPECL, LVDS, or

single-ended CMOS.

34, 41

AVDD

Power

1.8 V Analog (Output Divider) Power Supply.

OUT1P

LVPECL,

LVDS, or

CMOS

Output 1. This output can be configured as LVPECL, LVDS, or single-ended CMOS.

LVPECL and LVDS operation require a 3.3 V output driver power supply. CMOS

operation can be either 1.8 V or 3.3 V, depending on the output driver power

supply.

OUT1N

LVPECL,

LVDS, or

CMOS

Complementary Output 1. This output can be configured as LVPECL, LVDS, or

single-ended CMOS.

OUT2P

LVPECL,

LVDS, or

CMOS

Output 2. This output can be configured as LVPECL, LVDS, or single-ended CMOS.

LVPECL and LVDS operation require a 3.3 V output driver power supply. CMOS

operation can be either 1.8 V or 3.3 V, depending on the output driver power

supply.

OUT2N

LVPECL,

LVDS, or

CMOS

Complementary Output 2. This output can be configured as LVPECL, LVDS, or

single-ended CMOS.

OUT3P

LVPECL,

LVDS, or

CMOS

Output 3. This output can be configured as LVPECL, LVDS, or single-ended CMOS.

LVPECL and LVDS operation require a 3.3 V output driver power supply. CMOS

operation can be either 1.8 V or 3.3 V, depending on the output driver power

supply.

OUT3N

LVPECL,

LVDS, or

CMOS

Complementary Output 3. This output can be configured as LVPECL, LVDS, or

single-ended CMOS.

AVDD3

Power

3.3 V Analog (System Clock) Power Supply.

SYSCLK_VREG

System Clock Loop Filter Voltage Regulator. Connect a 0.1 μF capacitor from this

pin to ground. This pin is also the ac ground reference for the integrated SYSCLK

PLL multiplier’s external loop filter (see the SYSCLK PLL Multiplier section).

SYSCLK_LF

System Clock Multiplier Loop Filter. When using the frequency multiplier to drive

the system clock, an external loop filter can be attached to this pin.

50, 55

AVDD

Power

1.8 V Analog (System Clock) Power Supply.

Rev. G | Page 16 of 111

AD9548 데이터시트(PDF) 16 Page - Analog Devices

AD9548 데이터시트(HTML) 16 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL