| 전자부품 데이터시트 검색엔진 |
|
STM706 데이터시트(PDF) 10 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM706 데이터시트(HTML) 10 Page - STMicroelectronics |
|
10 / 27 page ![]() STM705/706/707/708/813L 10/27 Ensuring a Valid Reset Output Down to VCC =0V When VCC falls below 1V, the state of the RST out- put can no longer be guaranteed, and becomes essentially an open circuit. If a high value pull- down resistor is added to the RST pin, the output will be held low during this condition. A resistor val- ue of approximately 100k Ω will be large enough to not load the output under operating conditions, but still sufficient to pull RST to ground during this low voltage condition (see Figure 11). Figure 11. Reset Output Valid to Ground Circuit Interfacing to Microprocessors with Bi- directional Reset Pins Microprocessors with bi-directional reset pins can contend with the STM705-708 reset output. For example, if the reset output is driven high and the micro wants to pull it low, signal contention will re- sult. To prevent this from occurring, connect a 4.7k Ω resistor between the reset output and the micro’s reset I/O as in Figure 12. Figure 12. Interfacing to Microprocessors with Bi-directional Reset I/O AI08835 STMXXX RST R1 AI08836 STMXXX RST GND 4.7k VCC Microprocessor RST Buffered Reset to other System Components GND VCC |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |