전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

4242-52 데이터시트(PDF) 2 Page - Peregrine Semiconductor Corp.

부품명 4242-52
상세설명  SPDT UltraCMOS??RF Switch
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PEREGRINE [Peregrine Semiconductor Corp.]
홈페이지  http://www.peregrine-semi.com
Logo PEREGRINE - Peregrine Semiconductor Corp.

4242-52 데이터시트(HTML) 2 Page - Peregrine Semiconductor Corp.

  4242-52 Datasheet HTML 1Page - Peregrine Semiconductor Corp. 4242-52 Datasheet HTML 2Page - Peregrine Semiconductor Corp. 4242-52 Datasheet HTML 3Page - Peregrine Semiconductor Corp. 4242-52 Datasheet HTML 4Page - Peregrine Semiconductor Corp. 4242-52 Datasheet HTML 5Page - Peregrine Semiconductor Corp. 4242-52 Datasheet HTML 6Page - Peregrine Semiconductor Corp. 4242-52 Datasheet HTML 7Page - Peregrine Semiconductor Corp. 4242-52 Datasheet HTML 8Page - Peregrine Semiconductor Corp.  
Zoom Inzoom in Zoom Outzoom out
 2 / 8 page
background image
Product Specification
PE4242
Page 2 of 8
©2005 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0095-02
│ UltraCMOS™ RFIC Solutions
1
2
3
4
5
6
CTRL or V
DD
RFC
CTRL
RF1
GND
RF2
pin 1
Pin
No.
Pin
Name
Description
1
RF1
RF1 port (Note 1)
2
GND
Ground connection. Traces should be
physically short and connected to
ground plane for best performance.
3
RF2
RF2 port (Note 1)
4
CTRL
Switch control input, CMOS logic level.
5
RFC
Common RF port for switch (Note 1)
6
CTRL or
VDD
This pin supports two interface options:
Single-pin control mode. A nominal
3-volt supply connection is required.
Complementary-pin control mode. A
complementary CMOS control signal
to CTRL is supplied to this pin. By-
passing on this pin is not required in
this mode.
Table 2. Pin Descriptions
Note 1:
All RF pins must be DC blocked with an external series
capacitor or held at 0 VDC.
Figure 3. Pin Configuration (Top View)
Table 3. Absolute Maximum Ratings
Electrostatic Discharge (ESD) Precautions
When handling this UltraCMOS™ device, observe
the same precautions that you would use with
other ESD-sensitive devices. Although this device
contains circuitry to protect it from damage due to
ESD, precautions should be taken to avoid
exceeding the specified rating.
Latch-Up Avoidance
Unlike conventional CMOS devices, UltraCMOS™
devices are immune to latch-up.
Table 4. DC Electrical Specifications
Symbol
Parameter/Conditions
Min
Max
Units
VDD
Power supply voltage
-0.3
4.0
V
VI
Voltage on any input
-0.3
VDD+
0.3
V
TST
Storage temperature range
-65
150
°C
TOP
Operating temperature range
-40
85
°C
P
IN
Input power (50
Ω)
30
dBm
VESD
ESD voltage (Human Body
Model)
1500
V
Parameter
Min
Typ
Max
Units
VDD Power Supply
Voltage
2.7
3.0
3.3
V
IDD Power Supply Current
(VDD = 3V, VCTRL = 3V)
250
500
nA
Control Voltage High
0.7x VDD
V
Control Voltage Low
0.3x VDD
V



Html Pages

1 2 3 4 5 6 7 8


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com