| 전자부품 데이터시트 검색엔진 |
|
54LS113LMQB 데이터시트(PDF) 1 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
54LS113LMQB 데이터시트(HTML) 1 Page - National Semiconductor (TI) |
|
1 / 6 page ![]() TLF10205 June 1989 54LS113 Dual JK Edge-Triggered Flip-Flop General Description The 54LS113 offers individual J K Set and Clock inputs When the clock goes HIGH the inputs are enabled and data may be entered The logic level of the J and K inputs may be changed when the clock pulse is HIGH and the bistable will perform according to the Truth Table as long as mini- mum setup and hold times are observed Input data is trans- ferred to the outputs on the falling edge of the clock pulse Connection Diagram Dual-In-Line Package TLF10205 – 1 Order Number 54LS113DMQB 54LS113FMQB or 54LS113LMQB See NS Package Number E20A J14A or W14B Logic Symbol TLF10205 – 2 VCC e Pin 14 GND e Pin 7 Truth Table Inputs Output tn tn a 1 JK Q LL Qn LH L HL H HH Qn tn e Bit Time before Clock Pulse tn a 1 e Bit Time after Clock Pulse H e HIGH Voltage Level L e LOW Voltage Level Asynchronous Input Low input to SD sets Q to HIGH level Set is independent of clock Pin Names Description J1 J2 K1 K2 Data Inputs CP1 CP2 Clock Pulse Inputs (Active Falling Edge) SD1 SD2 Direct Set Inputs (Active LOW) Q1 Q2 Q1 Q2 Outputs C1995 National Semiconductor Corporation RRD-B30M105Printed in U S A |
유사한 부품 번호 - 54LS113LMQB |
|
유사한 설명 - 54LS113LMQB |
|
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |