전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ICS341 데이터시트(PDF) 6 Page - Integrated Device Technology

부품명 ICS341
상세설명  FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  IDT [Integrated Device Technology]
홈페이지  http://www.idt.com
Logo IDT - Integrated Device Technology

ICS341 데이터시트(HTML) 6 Page - Integrated Device Technology

  ICS341 Datasheet HTML 1Page - Integrated Device Technology ICS341 Datasheet HTML 2Page - Integrated Device Technology ICS341 Datasheet HTML 3Page - Integrated Device Technology ICS341 Datasheet HTML 4Page - Integrated Device Technology ICS341 Datasheet HTML 5Page - Integrated Device Technology ICS341 Datasheet HTML 6Page - Integrated Device Technology ICS341 Datasheet HTML 7Page - Integrated Device Technology ICS341 Datasheet HTML 8Page - Integrated Device Technology ICS341 Datasheet HTML 9Page - Integrated Device Technology  
Zoom Inzoom in Zoom Outzoom out
 6 / 9 page
background image
ICS341
FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER
EPROM CLOCK SYNTHESIZER
IDT® / ICS™ FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER
6
ICS341
REV N 072816
AC Electrical Characteristics
Unless stated otherwise, VDD = 3.3V ±5%, Ambient Temperature -40 to +85 C
Note 1: Measured with 15 pF load.
Note 2: Duty Cycle is configuration dependent. Most configurations are minimum 45% and maximum 55%.
Note 3: ICS test mode output occurs for first 170 clock cycles on CLK for each PLL powered up. PDTS transition
high on select address change.
Thermal Characteristics
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Units
Input Frequency
FIN
Fundamental Crystal
5
27
MHz
Input Clock
2
50
MHz
Output Frequency
0.25
200
MHz
Output Rise Time
tOR
20% to 80%, Note 1
1
ns
Output Fall Time
tOF
80% to 20%, Note 1
1
ns
Duty Cycle
Note 2
40
49-51
60
%
Output Frequency Synthesis
Error
Configuration Dependent
TBD
ppm
Power-up Time
PLL lock time from
power-up
410
ms
PDTS goes high until
stable CLK output,
Spread Spectrum Off
.2
2
ms
PDTS goes high until
stable CLK output,
Spread Spectrum On
47
ms
One Sigma Clock Period Jitter
Configuration Dependent
50
ps
Maximum Absolute Jitter
tja
Deviation from Mean.
Configuration Dependent
+200
ps
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Units
Thermal Resistance Junction to
Ambient
JA
Still air
150
C/W
JA
1 m/s air flow
140
C/W
JA
3 m/s air flow
120
C/W
Thermal Resistance Junction to Case
JC
40
C/W



Html Pages

1 2 3 4 5 6 7 8 9


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com