전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

UCD4015BG-P16-R 데이터시트(PDF) 6 Page - Unisonic Technologies

부품명 UCD4015BG-P16-R
상세설명  CMOS DUAL 4-STAGE STATIC SHIFT REGISTER
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  UTC [Unisonic Technologies]
홈페이지  http://www.utc-ic.com
Logo UTC - Unisonic Technologies

UCD4015BG-P16-R 데이터시트(HTML) 6 Page - Unisonic Technologies

  UCD4015BG-P16-R Datasheet HTML 1Page - Unisonic Technologies UCD4015BG-P16-R Datasheet HTML 2Page - Unisonic Technologies UCD4015BG-P16-R Datasheet HTML 3Page - Unisonic Technologies UCD4015BG-P16-R Datasheet HTML 4Page - Unisonic Technologies UCD4015BG-P16-R Datasheet HTML 5Page - Unisonic Technologies UCD4015BG-P16-R Datasheet HTML 6Page - Unisonic Technologies UCD4015BG-P16-R Datasheet HTML 7Page - Unisonic Technologies UCD4015BG-P16-R Datasheet HTML 8Page - Unisonic Technologies UCD4015BG-P16-R Datasheet HTML 9Page - Unisonic Technologies  
Zoom Inzoom in Zoom Outzoom out
 6 / 9 page
background image
UCD4015B
Preliminary
CMOS IC
UNISONIC TECHNOLOGIES CO., LTD
6 of 9
www.unisonic.com.tw
QW-R502-875.d
ELECT RI CAL CH ARACT ERI ST I CS (Cont .)
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VDD=5V
4.95
5
VDD=10V
9.95
10
Output Voltage: High-Level
VOH
VDD=15V
14.95
15
V
VOUT=0.5, 4.5V, VDD=5V
1.5
VOUT=1, 9V, VDD=10V
3
Input Low Voltage
VIL
VOUT=1.5, 13.5V, VDD=15V
4
V
VOUT=0.5, 4.5V, VDD=5V
3.5
VOUT=1, 9V, VDD=10V
7
Input High Voltage
VIH
VOUT=1.5, 13.5V, VDD=15V
11
V
Input Leakage Current
II(LEAK)
VIN =0, 18V, VDD=18V
±0.1
μA
SWI T CH I N G CH ARACT ERI ST I CS (TA =25°C, Input tr, tf =20ns, CL =50pF, RL = 200K
Ω)
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX UNIT
CLOCKED OPERATION
VDD=5V
160
320
VDD=10V
80
160
Propagation Delay Time
tPLH / tPHL
VDD=15V
60
120
ns
VDD=5V
100
200
VDD=10V
50
100
Transition Time
tTHL/ tTLH
VDD=15V
40
80
ns
VDD=5V
3
6
VDD=10V
6
12
Maximum Clock Input Frequency
fCL
VDD=15V
8.5
17
MHz
VDD=5V
90
180
VDD=10V
40
80
Minimum Clock Pulse Width
tWCL
VDD=15
25
50
ns
VDD=5V
15
VDD=10V
6
Clock Rise and Fall Time
trCL / tfCL
VDD=15V
2
μs
VDD=5V
35
70
VDD=10V
20
40
Minimum Data Setup Time
tSU
VDD=15V
15
30
ns
VDD=5V
0
VDD=10V
0
Minimum Data Hold Timel
tH
VDD=15V
0
ns
Average Input Capacitance
CI
Any Input
5
7.5
pF
RESET OPERATION
VDD=5V
200
400
VDD=10V
100
200
Propagation Delay Time
tPLH / tPHL
VDD=15V
80
160
ns
VDD=5V
100
200
VDD=10V
40
80
Minimum Reset Pulse Width
tWR
VDD=15
30
60
ns



Html Pages

1 2 3 4 5 6 7 8 9


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com