| 전자부품 데이터시트 검색엔진 |
|
MM74HC02 데이터시트(PDF) 2 Page - ON Semiconductor |
|
|
|||||||||||||||||||||||||||||
MM74HC02 데이터시트(HTML) 2 Page - ON Semiconductor |
|
2 / 8 page ![]() © 1983 Fairchild Semiconductor Corporation www.fairchildsemi.com MM74HC02 Rev. 1.4 March 2015 MM74HC02 Quad 2-Input NOR Gate Features • Typical Propagation Delay: 8 ns • Wide Power Supply Range: 2 V to 6 V • Low Quiescent Supply Current: 20 µA Maximum (74HC Series) • Moisture Level Sensitivity 1 • Low Input Current: 1 µA Maximum • High Output Current: 4 mA Minimum Ordering Information All packages are lead free per JEDEC: J-STD-020B standard. Part Number Top Mark Package Packing Method MM74HC02M MM74HC02M SOIC 14L Rail MM74HC02MX MM74HC02M SOIC 14L Tape and Reel MM74HC02MTC HC02 TSSOP 14L Rail MM74HC02MTCX HC02 TSSOP 14L Tape and Reel Connection Diagram Logic Diagram Pin Assignment for SOIC, TSSOP Top View General Description The MM74HC02 NOR gates utilize advanced silicon- gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard CMOS integrated circuits. All gates have buffered outputs, providing high noise immunity and the ability to drive 10 LS-TTL loads. The 74HC logic family is functionally as well as pin-out compatible with the stan- dard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to VCC and ground. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |