| 전자부품 데이터시트 검색엔진 |
|
MSM66577 데이터시트(PDF) 15 Page - OKI electronic componets |
|
|
|||||||||||||||||||||||||||||
MSM66577 데이터시트(HTML) 15 Page - OKI electronic componets |
|
15 / 34 page ![]() PEDL66577-01 1Semiconductor MSM66577 Family 15/34 External data memory control (V DD = 4.5 to 5.5 V, Ta = –30 to +70°C) Parameter Symbol Condition Min. Max. Unit Cycle time t cyc f OSC = 30 MHz 33.3 — Clock pulse width (HIGH level) tφWH 13 — Clock pulse width (LOW level) tφWL 13 — RD pulse width t RW 2 t φ – 15 — WR pulse width t WW 2 t φ – 15 — RD pulse delay time t RD —45 WR pulse delay time t WD —45 Address setup time t AS t φ – 25 — Address hold time t AH t φ – 3 — Read data setup time t RS 25 — Read data hold time t RH 0— Read data access time t ACC —3t φ –65 Write data setup time t WS 2t φ – 30 — Write data hold time t WH C L = 50 pF t φ – 3 — ns Note: t φ = t cyc/2 DIN0 to 7 RAP0 to 19 t RD t cyc tφ WH CPUCLK RD A0 to A19 D0 to D7 DOUT0 to 7 RAP0 to 19 Bus timing during no wait cycle time WR A0 to A19 D0 to D7 tφ WL t RW t AS t ACC t RS t WW t WD t AH t RH t AH t AS t WS t WH |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |