| 전자부품 데이터시트 검색엔진 |
|
LD7576GS 데이터시트(PDF) 14 Page - Leadtrend Technology |
|
|
|||||||||||||||||||||||||||||
LD7576GS 데이터시트(HTML) 14 Page - Leadtrend Technology |
|
14 / 22 page ![]() LD7576/76H/76J/76K 14 Leadtrend Technology Corporation www.leadtrend.com.tw LD7576-DS-04a December 2009 Fig. 20 Pull-Low Resistor on the Gate Pin of MOSFET The LD7576X series is internally equipped with an anti-floating resistor on the OUT pin to protect the output from abnormal operation or false triggering of MOSFET. Even so, we still recommend adding an external one on the MOSFET gate terminal to provide more protection in case of disconnection of gate resistor RG during power-on. In such single-fault condition, as show in figure 22, the resistor R8 can provide a discharge path to avoid the MOSFET from being falsely-triggered by the current through the gate-to-drain capacitor CGD. Therefore, the MOSFET is always pulled low and placed in the off-state even if the gate resistor is disconnected or opened in any case. Fig. 21 dt dV Cgd i bulk ⋅ = Fig. 22 Protection Resistor on the Hi-V Path In some other Hi-V process and design, there may be a parasitic SCR caused around HV pin, Vcc and GND. As shown in figure 23, a small negative spike on the HV pin may trigger this parasitic SCR and cause latchup between Vcc and GND. It will intend to damage the chip because |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |