전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

FS970X 데이터시트(PDF) 36 Page - Fortune Semiconductor Corp.

부품명 FS970X
상세설명  5,000/50,000 counts DMM analog front end.
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FORTUNE [Fortune Semiconductor Corp.]
홈페이지  https://www.ic-fortune.com/eng/index.asp
Logo FORTUNE - Fortune Semiconductor Corp.

FS970X 데이터시트(HTML) 36 Page - Fortune Semiconductor Corp.

Back Button FS970X Datasheet HTML 32Page - Fortune Semiconductor Corp. FS970X Datasheet HTML 33Page - Fortune Semiconductor Corp. FS970X Datasheet HTML 34Page - Fortune Semiconductor Corp. FS970X Datasheet HTML 35Page - Fortune Semiconductor Corp. FS970X Datasheet HTML 36Page - Fortune Semiconductor Corp. FS970X Datasheet HTML 37Page - Fortune Semiconductor Corp. FS970X Datasheet HTML 38Page - Fortune Semiconductor Corp. FS970X Datasheet HTML 39Page - Fortune Semiconductor Corp. FS970X Datasheet HTML 40Page - Fortune Semiconductor Corp. Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 46 page
background image
FS970X
Rev. 4.4
36/46
Measurement Registers
Address
Register
Function
Length of
register
Times of
reading
0A
KTB<23:0>
Output of time-based counter
24
6
0B
KSG<23:0>
Output of signal counter
24
6
0C
POSPK<15:0>
The up-most positive peak-hold register
16
4
0D
NEGPK<15:0>
The up-most negative peak-hold register
16
4
0E
SUM2<15:0>
Output of low-resolution ADC
16
4
0F
SUM1<23:0>
Output of high-resolution ADC
24
6
Chart 21. all measurement value registers in the chip.
All measurement registers and their corresponding address of FS970X are listed in Chart 21. There are six
addresses in total. The length of each register varies. They are all output ports, and can only be read by
microprocessor.
The reading clocks of the measurement register are shown in
Graph . When IRQC<x> is on the negative-end, it will clear the corresponding INSTA<x>. The number of
readings of each new value has to be correct. Otherwise, read/write cycle counter CYCNTR will be cleared to
0 when ALE is “Hi”. The number of readings of each address varies with the length of each register, as shown
in the last column of Chart 21.
When reading SUM1or SUM2, the first reading period (when CYCNTR=1), the low pulse width of RD_ must be
greater than the sampling period of ADC. The other reading periods need only to be greater than 2 us. For
example, when the sampling frequency of the ADC is 83.3 kHz, then, the first reading period of SUM1 and
SUM2 must be greater than 12 us.
Regarding the frequency counter, what worth mentioning is when reading the value of the time-based counter,
it will not clear the interrupt bit INSTA<3>. Only when reading the signal counter, its corresponding interrupt
bit INSTA<3> can be cleared.
INSTA<2> will be cleared whether reading registers of the up-most positive peak-hold value or up-most
negative peak-hold value.
ALE
RD_
CS_
Address, 0A~0F
DATA<3:0>
READ MEASURED REGISTER CYCLE
DATA<N:N-3>
0
1
N/4
CYCNTR
DATA<N-4:N-7>
IRQC<x>
AD<3:0>
2
Graph 16. Reading sequence diagram of measuring registers.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com