 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
FS9701B 데이터시트(PDF) 21 Page - Fortune Semiconductor Corp. |
|
|
|||||||||||||||||||||||||||||
FS9701B 데이터시트(HTML) 21 Page - Fortune Semiconductor Corp. |
|
|
21 / 46 page  FS970X Rev. 4.4 21/46 CPL is the negative input of CMP1, controlled by cap, cntd, SCMPL1:0, CAPM, and CAPTG. Details are shown in Chart 14. When cap=0 and cntd=0, the output of CPL is irrelevant to CAPM and CAPTG. It is directly selected by SCMPL1:0. When cap=0 and cntd=1, it’s under short testing mode. The output of CPL is fixed to be Vcntd. When cap=1, it’s under capacitor measuring mode. At this time, the output of CPL is irrelevant to cntd and SCMPL1:0. When CAPM=0, it means low and medium capacity measuring. The output of CPL is controlled by CAPTG; they are Vcapc1 and Vcapd1. When CAPM=1, it means high capacity measuring. The output of CPL is controlled by CAPTG. They are Vcapc2 and Vcapd2. I N P U T cap 0 0 0 0 0 1 1 1 1 cntd 0 0 0 0 1 x x X x SCMPL1:0 00 01 10 11 xx xx xx Xx xx CAPM x x X x x 0 0 1 1 CAPTG x x X x x 0 1 0 1 OUTPUT CPL AGND Vsrc1 Vcapc2 Vrfh Vcntd Vcapc1 Vcapd1 Vcapc2 Vcapd2 Chart 14 CPL multiplexers setup. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
