전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ICS660 데이터시트(PDF) 2 Page - Integrated Circuit Systems

부품명 ICS660
상세설명  Digital Video Clock Source
PDF  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ICST [Integrated Circuit Systems]
홈페이지  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS660 데이터시트(HTML) 2 Page - Integrated Circuit Systems

  ICS660 Datasheet HTML 1Page - Integrated Circuit Systems ICS660 Datasheet HTML 2Page - Integrated Circuit Systems ICS660 Datasheet HTML 3Page - Integrated Circuit Systems ICS660 Datasheet HTML 4Page - Integrated Circuit Systems ICS660 Datasheet HTML 5Page - Integrated Circuit Systems ICS660 Datasheet HTML 6Page - Integrated Circuit Systems  
Zoom Inzoom in Zoom Outzoom out
 2 / 6 page
background image
Digital Video Clock Source
MDS 660 E
2
Revision 040104
Integrated Circuit Systems, Inc.
525 Race Street, San Jose, CA 95126 tel (408) 297-1201 www.icst.com
ICS660
Pin Assignment
16-pin 4.40 mil body, 0.65 mm pitch TSSOP
Output Clock Selection Table
Pin Descriptions
12
1
11
2
10
X1/REFIN
X2
3
9
VDD
4
VDD
REF
5
S0
6
VDDR
7
GND
8
GND
GND
SELIN
VDDO
S3
S1
S2
CLK
16
15
14
13
S3
S2
S1
S0
Input
Frequency
(MHz)
Output
Frequency
(MHz)
0000
13.5
74.25
0001
13.5
74.175824
0010
27
74.25
0011
27
74.175824
0100
Pass thru
Input Freq
0101
74.25
74.175824
0110
74.175824
74.25
0111
Power down
1000
16.9344
27
1001
125
106.25
1010
14.3181818
27
1011
106.25
125
1100
27.027
27
1101
27
27.027
1110
27
14.3181818
1111
27
17.734472051
1 - 0.16 ppm compared to PAL specification
Pin
Number
Pin
Name
Pin
Type
Pin Description
1
X1/REFIN
Input
Connect this pin to a crystal or clock input
2
VDD
Power
Power supply for crystal oscillator.
3
VDD
Power
Power supply for PLL.
4
S0
Input
Output frequency selection. Determines output frequency per table above. On chip pull-up.
5
GND
Power
Ground for output stage.
6
GND
Power
Ground for PLL.
7
S3
Input
Output frequency selection. Determines output frequency per table above. On chip pull-up.
8
S2
Input
Output frequency selection. Determines output frequency per table above. On chip pull-up.
9
CLK
Output
Clock output.
10
S1
Input
Output frequency selection. Determines output frequency per table above. On chip pull-up.
11
VDDO
Power
Power supply for output stage.
12
SEL
Input
Low for clock input, high for crystal. On chip pull-up.
13
GND
Power
Connect to ground.
14
VDDR
Power
Power supply for reference output. Ground to turn off REF.
15
REF
Output
Reference clock output.
16
X2
Input
Connect this pin to a crystal. Leave open if using a clock input.



Html Pages

1 2 3 4 5 6


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com