 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
NUC505-YO2T 데이터시트(PDF) 121 Page - Nuvoton Technology Corporation |
|
|
|||||||||||||||||||||||||||||
NUC505-YO2T 데이터시트(HTML) 121 Page - Nuvoton Technology Corporation |
|
|
121 / 130 page  NUC505 July. 26, 2018 Page 121 of 130 Rev.1.08 7.4.9 I 2S Dynamic Characteristics Symbol Parameter Min. Max. Unit Test Conditions th(WS) I2S clock high time 42 - ns Master fPCLK = 12.288 MHz, data: 24 bits, audio frequency = 48 kHz tsu(WS) I2S clock low time 37 - th(WS) LRCLK valid time 7 - Master mode DuCy(SCK) LRCLK hold time 1 - Master mode tsu(SD_MR) LRCLK setup time 34 - Slave mode tsu(SD_SR) LRCLK hold time 0 - Slave mode th(SD_MR) I2S slave input clock duty cycle 25 75 % Slave mode th(SD_SR) Data input setup time 0 - ns Master receiver tv(SD_ST) 0 - Slave receiver th(SD_ST) Data input hold time 0 - Master receiver tv(SD_MT) 0 - Slave receiver th(SD_MT) Data output valid time - 32 Slave transmitter (after enable edge) th(WS) Data output hold time 16 - Slave transmitter (after enable edge) tsu(WS) Data output valid time - 5 Master transmitter (after enable edge) th(WS) Data output hold time 0 - Master transmitter (after enable edge) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
