| 전자부품 데이터시트 검색엔진 |
|
CDB4385 데이터시트(PDF) 13 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CDB4385 데이터시트(HTML) 13 Page - Cirrus Logic |
|
13 / 56 page ![]() CS4385 DS671A1 13 SWITCHING CHARACTERISTICS - DSD (Logic 0 = AGND = DGND; Logic 1 = VLS Volts; CL =20pF) Parameter Symbol Min Typ Max Unit MCLK Duty Cycle 40 - 60 % DSD_SCLK Pulse Width Low tsclkl 160 - - ns DSD_SCLK Pulse Width High tsclkh 160 - - ns DSD_SCLK Frequency (64x Oversampled) (128x Oversampled) 1.024 2.048 - - 3.2 6.4 MHz MHz DSD_A / _B valid to DSD_SCLK rising setup time tsdlrs 20 - - ns DSD_SCLK rising to DSD_A or DSD_B hold time tsdh 20 - - ns DSD clock to data transition (Phase Modulation mode) tdpm -20 - 20 ns sclkh t sclkl t DSDxx DSD_SCLK sdlrs t sdh t Figure 3. Direct Stream Digital - Serial Audio Input Timing dpm t DSDxx DSD_SCLK (64Fs) DSD_SCLK (128Fs) dpm t Figure 4. Direct Stream Digital - Serial Audio Input Timing for Phase Modulation mode |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |