전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC866P 데이터시트(PDF) 70 Page - Freescale Semiconductor, Inc

부품명 MPC866P
상세설명  Hardware Specifications
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC866P 데이터시트(HTML) 70 Page - Freescale Semiconductor, Inc

Back Button MPC866P Datasheet HTML 66Page - Freescale Semiconductor, Inc MPC866P Datasheet HTML 67Page - Freescale Semiconductor, Inc MPC866P Datasheet HTML 68Page - Freescale Semiconductor, Inc MPC866P Datasheet HTML 69Page - Freescale Semiconductor, Inc MPC866P Datasheet HTML 70Page - Freescale Semiconductor, Inc MPC866P Datasheet HTML 71Page - Freescale Semiconductor, Inc MPC866P Datasheet HTML 72Page - Freescale Semiconductor, Inc MPC866P Datasheet HTML 73Page - Freescale Semiconductor, Inc MPC866P Datasheet HTML 74Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 92 page
background image
70
MPC866/859 Hardware Specifications
MOTOROLA
UTOPIA AC Electrical Specifications
UTOPIA AC Electrical Specifications
13
UTOPIA AC Electrical Specifications
Table 30 through Table 32 show the AC electrical specifications for the UTOPIA interface.
Table 30. UTOPIA Master (Muxed Mode) Electrical Specifications
Num
Signal Characteristic
Direction
Min
Max
Unit
U1
UtpClk rise/fall time (Internal clock option)
Output
—
4
ns
Duty cycle
50
50
%
Frequency
—
33
MHz
U2
UTPB, SOC, RxEnb, TxEnb, RxAddr, and TxAddr-active
delay (and PHREQ and PHSEL active delay in MPHY mode)
Output
2
16
ns
U3
UTPB, SOC, Rxclav and Txclav setup time
Input
4
—
ns
U4
UTPB, SOC, Rxclav and Txclav hold time
Input
1
—
ns
Table 31. UTOPIA Master (Split Bus Mode) Electrical Specifications
Num
Signal Characteristic
Direction
Min
Max
Unit
U1
UtpClk rise/fall time (Internal clock option)
Output
—
4
ns
Duty cycle
50
50
%
Frequency
—
33
MHz
U2
UTPB, SOC, RxEnb, TxEnb, RxAddr and TxAddr active
delay (PHREQ and PHSEL active delay in MPHY mode)
Output
2
16
ns
U3
UTPB_Aux, SOC_Aux, Rxclav, and Txclav setup time
Input
4
—
ns
U4
UTPB_Aux, SOC_Aux, Rxclav, and Txclav hold time
Input
1
—
ns
Table 32. UTOPIA Slave (Split Bus Mode) Electrical Specifications
Num
Signal Characteristic
Direction
Min
Max
Unit
U1
UtpClk rise/fall time (external clock option)
Input
—
4
ns
Duty cycle
40
60
%
Frequency
—
33
MHz
U2
UTPB, SOC, Rxclav and Txclav active delay
Output
2
16
ns
U3
UTPB_AUX, SOC_Aux, RxEnb, TxEnb, RxAddr, and TxAddr
setup time
Input
4
—
ns
U4
UTPB_AUX, SOC_Aux, RxEnb, TxEnb, RxAddr, and TxAddr
hold time
Input
1
—
ns
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com