전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

A19350LUBATN-RBE 데이터시트(PDF) 8 Page - Allegro MicroSystems

부품명 A19350LUBATN-RBE
상세설명  High Accuracy GMR Wheel Speed and Direction Sensor IC
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ALLEGRO [Allegro MicroSystems]
홈페이지  http://www.allegromicro.com
Logo ALLEGRO - Allegro MicroSystems

A19350LUBATN-RBE 데이터시트(HTML) 8 Page - Allegro MicroSystems

Back Button A19350LUBATN-RBE Datasheet HTML 4Page - Allegro MicroSystems A19350LUBATN-RBE Datasheet HTML 5Page - Allegro MicroSystems A19350LUBATN-RBE Datasheet HTML 6Page - Allegro MicroSystems A19350LUBATN-RBE Datasheet HTML 7Page - Allegro MicroSystems A19350LUBATN-RBE Datasheet HTML 8Page - Allegro MicroSystems A19350LUBATN-RBE Datasheet HTML 9Page - Allegro MicroSystems A19350LUBATN-RBE Datasheet HTML 10Page - Allegro MicroSystems A19350LUBATN-RBE Datasheet HTML 11Page - Allegro MicroSystems A19350LUBATN-RBE Datasheet HTML 12Page - Allegro MicroSystems Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 14 page
background image
High Accuracy GMR Wheel Speed and Direction Sensor IC
A19350
8
Allegro MicroSystems, LLC
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com
ASIL Safe State Output Protocol
The A19350 sensor IC contains diagnostic circuitry that will
continuously monitor occurrences of failure defects within the IC.
Refer to Figure 11 for the output protocol of the ASIL safe state
after an internal defect has been detected. Error Protocol 1 will
result from faults due to over frequency conditions from the input
signal. Error Protocol 2 will result from hard failures detected
within the A19350 such as a regulator and front end fault.
Note: If a fault exists continuously, the device will stay in perma-
nent safe state. Refer to the A19350 Safety Manual for additional
details on the ASIL Safe State Output Protocol.
N
S
N
Magnetic
Encoder
ICC(HIGH)
ICC(LOW)
ICC(HIGH)
ICC(LOW)
S
N
IRESET
tRESET(EP1)
First Direction Output Pulse
Normal
Operation
Error
Protocol 1
Error
Protocol 2
Error
ICC(HIGH)
ICC(LOW)
IRESET
tRESET(EP2)
First Direction Output Pulse
Error
Output edges are triggered by BDIFF transitions through the
switch points. On a crossing, the output pulse of ICC(HIGH) is pres-
ent for tw(FWD) or tw(REV).
The IC is always capable of properly detecting input signals up to
the defined operating frequency. At frequencies beyond the oper-
ational frequencies specifications (refer to Operational Frequency
specifications noted on page 5), the ICC(HIGH) pulse duration will
collide with subsequent pulses.
ICC(LOW)
ICC(HIGH)
tw(FWD)
tw(FWD)
S
N
N
tw(FWD)
Figure 10: Output Timing Example
Figure 11: Output Protocol of the -xBx Variant (ASIL Safe State)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com