전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCD6003 데이터시트(PDF) 59 Page - NXP Semiconductors

부품명 PCD6003
상세설명  Digital telephone answering machine chip
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCD6003 데이터시트(HTML) 59 Page - NXP Semiconductors

Back Button PCD6003 Datasheet HTML 55Page - NXP Semiconductors PCD6003 Datasheet HTML 56Page - NXP Semiconductors PCD6003 Datasheet HTML 57Page - NXP Semiconductors PCD6003 Datasheet HTML 58Page - NXP Semiconductors PCD6003 Datasheet HTML 59Page - NXP Semiconductors PCD6003 Datasheet HTML 60Page - NXP Semiconductors PCD6003 Datasheet HTML 61Page - NXP Semiconductors PCD6003 Datasheet HTML 62Page - NXP Semiconductors PCD6003 Datasheet HTML 63Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 96 page
background image
2001 Apr 17
59
Philips Semiconductors
Product specification
Digital telephone answering machine chip
PCD6003
12.1.5
DTAM EXTERNAL MEMORY USING DRAM OR ARAM
A standard DRAM or ARAM memory can be connected to the PCD6003 chip as shown in Fig.27. When WR/RD are not
programmed as push-pull outputs, a 1 k
Ω pull-up resistor has to be connected to VDD3V.
handbook, full pagewidth
MBL277
WE
OE
CASN
D[3:0]
A[11:0]
RASN
WR
RD
P3.x
P0[3:0]
MA[7:0]
P2[3:0]
P3.y
PCD6003
ARAM
DRAM
Fig.27 DRAM/ARAM memory connection.
12.2
DTAM external interface during target
debugging
If the DTAM chip is used with the tScope-51 target debug
tool the DTAM chip needs executable SRAM where the
monitor program MON51 can store the program code. This
SRAM is accessible by means of the RD, WR and PSEN
signals. Since connection to parallel flash memory with
XSRAM and ROM is the worst case situation this case is
shown in Fig.28. Since it is not a commercial system
additional logic can be connected to the DTAM chip to
create executable SRAM.
The target debug logic only consists of combinational
logic:
• CENROM ← P2.7, P2.6 or P2.5
• CENFLASH ← P4.3
• CENXSRAM ← (PSEN or not CENROM) and (RD or
not CENFLASH)
• OENXSRAM ← PSEN and RD
• WRXSRAM ← WR.
The port restore logic is necessary to make the MA/P2/P0
ports available for the application.
The MON51 program is assumed to be in the lowest
8 kbytes of the ROM. If the flash memory should be
accessed clear P4.3 to logic 0. Now the MON51 program
has no access to the XSRAM with RD so no breakpoints
are allowed in the code area where P4.3 is logic 0. Set
P4.3 to logic 1 again after the flash memory access to
enable MON51 again to access the XSRAM.
Target debugging requires I2C-bus and one general
purpose input port. This means that at least 31 I/O ports
are available for the application (not using parallel flash)
during target debugging.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com