전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

THCV236 데이터시트(PDF) 12 Page - California Eastern Labs

부품명 THCV236
상세설명  SerDes transmitter and receiver with bi-directional transceiver
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CEL [California Eastern Labs]
홈페이지  http://www.cel.com
Logo CEL - California Eastern Labs

THCV236 데이터시트(HTML) 12 Page - California Eastern Labs

Back Button THCV236 Datasheet HTML 8Page - California Eastern Labs THCV236 Datasheet HTML 9Page - California Eastern Labs THCV236 Datasheet HTML 10Page - California Eastern Labs THCV236 Datasheet HTML 11Page - California Eastern Labs THCV236 Datasheet HTML 12Page - California Eastern Labs THCV236 Datasheet HTML 13Page - California Eastern Labs THCV236 Datasheet HTML 14Page - California Eastern Labs THCV236 Datasheet HTML 15Page - California Eastern Labs THCV236 Datasheet HTML 16Page - California Eastern Labs Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 68 page
background image
THCV235_THCV236_Rev.3.40_E
Copyright©2016 THine Electronics, Inc.
THine Electronics, Inc.
12/68
Security E
Table 2. Pin Sharing Description (THCV236)
Sub-Link State →
Sub-Link
Power Down
Low Speed Data
Bridge Mode
2-wire serial
I/F Mode
Sub-Link
Master/Slave →
-
Master
Slave
Master 1
Master 2
Slave
PDN1
0
1
1
1
1
1
HTPDN/SUBMODE
*
1
1
0
0
0
LOCKN/MSSEL
*
0
1
0
0
1
BET
0
0
0
0
0
0
RXDEFSEL
*
*
*
1
0
*
RF/BETOUT
RF
BETOUT(*2)
COL0/INT/GPIO2
COL0
COL0
COL0
INT
INT
GPIO2(*4)
COL1/SD0
COL1
SD0(input)
SD0(output)(*6)
SD0(SDA)
SD0(SDA)
SD0(SDA)
OUTSEL/SD1
OUTSEL
SD1(input)
SD1(output)(*6)
SD1(SCL)
SD1(SCL)
SD1(SCL)
TTLDRV/SD2/AIN0/GPIO1
TTLDRV
SD2(input)
SD2(output)(*6)
AIN0
AIN0
GPIO1(*4)
LATEN/SD3/AIN1/GPIO0
-(*1)
SD3(output)(*6)
SD3(input)
AIN1
AIN1
GPIO0(*4)
LATEN(*3)
D24/GPIO3
D24
D24
D24
D24
GPIO3(*5)
D24
D25/GPIO4
D25
D25
D25
D25
GPIO4(*5)
D25
HTPDN/SUBMODE
HTPDN
SUBMODE
LOCKN/MSSEL
LOCKN
MSSEL
MAINMODE/RCMN
MAINMODE
RCMN
HFSEL/RCMP
HFSEL
RCMP
*1 There is no function. LVCMOS IO has input state. Must be fixed at 0 or 1 input.
*2 When Field BET mode (Main-Link or Sub-Link), it functions as BETOUT output.
*3 When Field BET mode (Main-Link or Sub-Link), it functions as LATEN input.
*4 Programmable GPIO input is default on register setting.
*5 Through GPIO input is default on register setting.
*6 Low Speed Data Bridge Mode output is LVCMOS push pull buffer.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com