| 전자부품 데이터시트 검색엔진 |
|
ADP1071-2ARWZ-R7 데이터시트(PDF) 15 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP1071-2ARWZ-R7 데이터시트(HTML) 15 Page - Analog Devices |
|
15 / 27 page ![]() Data Sheet ADP1071-1/ADP1071-2 Rev. B | Page 15 of 27 DETAILED BLOCK DIAGRAM Figure 17 shows a detailed block diagram of the ADP1071-1/ADP1071-2. VREG1 14V VIN/MODE1 1THIS PIN IS VIN ON THE ADP1071-2, AND MODE ON THE ADP1071-1 GATE CS 8V LDO 5V ADP1071-1/ADP1071-2 DRV OSCILLATOR RAMP PWM COMPARATOR VMODE OCP THRESHOLD SLOPE COMP RT Q S R LOGIC AGND2 5V LDO VDD2 THERMAL LIMIT LOGIC OV OVP VREF2 VREG2 VREF 1.2V VREG SR LOGIC AND DEAD TIME CTRL COMP RCLM RSOFT START VREG2 DRV AGND1 OV DC 1.36V COMP FB gm AMPLIFIER 1.2VREF VREG2 SS2 OCP RECOVERY SLOPE RAMP SYNC fOSC EN 1.2V 4µA 1µA Tx Tx COMP SR BIAS LOGIC OCP CONTROL LUM CONTROL OV DETECT PRIMARY TO SECONDARY HANDOVER LOGIC INTERNAL SOFT START OV Figure 17. Detailed Block Diagram |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |