| 전자부품 데이터시트 검색엔진 |
|
ADRF5721BCCZN-R7 데이터시트(PDF) 13 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADRF5721BCCZN-R7 데이터시트(HTML) 13 Page - Analog Devices |
|
13 / 17 page ![]() Data Sheet ADRF5721 Rev. 0 | Page 13 of 17 PARALLEL MODE INTERFACE The ADRF5721 has four digital control inputs, D2 (LSB) to D5 (MSB), to select the desired attenuation state in parallel mode, as shown in Table 7. The parallel control interface is activated when PS is set to low. There are two modes of parallel operation: direct parallel and latched parallel. Direct Parallel Mode To enable direct parallel mode, keep the LE pin high. To change the attenuation state, use the control voltage inputs (D2 to D5) directly. This mode is ideal for manual control of the attenuator. Latched Parallel Mode To enable latched parallel mode, keep the LE pin low when changing the control voltage inputs (D2 to D5) to set the attenuation state. When the desired state is set, toggle LE high to transfer the 4-bit data to the bypass switches of the attenuator array, and then toggle LE low to latch the change into the device until the next desired attenuation change (see Figure 26 in conjunction with Table 2). Figure 26. Latched Parallel Mode Timing Diagram D5 TO D2 PS LE tPS tPH tLEW X X X |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |