전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CY2310ANZPVC-1 데이터시트(PDF) 2 Page - Cypress Semiconductor

부품명 CY2310ANZPVC-1
상세설명  3.3V SDRAM Buffer for Mobile PCs with 4 SO-DIMMs
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CYPRESS [Cypress Semiconductor]
홈페이지  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY2310ANZPVC-1 데이터시트(HTML) 2 Page - Cypress Semiconductor

  CY2310ANZPVC-1 Datasheet HTML 1Page - Cypress Semiconductor CY2310ANZPVC-1 Datasheet HTML 2Page - Cypress Semiconductor CY2310ANZPVC-1 Datasheet HTML 3Page - Cypress Semiconductor CY2310ANZPVC-1 Datasheet HTML 4Page - Cypress Semiconductor CY2310ANZPVC-1 Datasheet HTML 5Page - Cypress Semiconductor CY2310ANZPVC-1 Datasheet HTML 6Page - Cypress Semiconductor CY2310ANZPVC-1 Datasheet HTML 7Page - Cypress Semiconductor CY2310ANZPVC-1 Datasheet HTML 8Page - Cypress Semiconductor CY2310ANZPVC-1 Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 15 page
background image
CY7C138
CY7C139
2
Pin Configurations
\
Notes:
3.
I/O8R on the CY7C139.
4.
I/O8L on the CY7C139.
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
67
Top View
68-Pin PLCC
60
59
58
57
56
55
54
53
52
51
50
49
48
3132 3334353637383940414243
5 4321 68
66 65 64 63 62 61
A4L
A3L
A2L
A1L
A0L
INTL
BUSYL
GND
M/S
BUSYR
INTR
A0R
I/O2L
I/O3L
I/O4L
I/O5L
GND
I/O6L
I/O7L
VCC
GND
I/O0R
I/O1R
I/O2R
VCC
2728 29 30
98 7 6
47
46
45
44
A1R
A2R
A3R
A4R
I/O3R
I/O4R
I/O5R
I/O6R
25
26
A5L
C138-2
CY7C138/9
Pin Definitions
Left Port
Right Port
Description
I/O0L–7L(8L)
I/O0R–7R(8R)
Data Bus Input/Output
A0L–11L
A0R–11R
Address Lines
CEL
CER
Chip Enable
OEL
OER
Output Enable
R/WL
R/WR
Read/Write Enable
SEML
SEMR
Semaphore Enable. When asserted LOW, allows access to eight sema-
phores. The three least significant bits of the address lines will determine
which semaphore to write or read. The I/O0 pin is used when writing to a
semaphore. Semaphores are requested by writing a 0 into the respective
location.
INTL
INTR
Interrupt Flag. INTL is set when right port writes location FFE and is cleared
when left port reads location FFE. INTR is set when left port writes location
FFF and is cleared when right port reads location FFF.
BUSYL
BUSYR
Busy Flag
M/S
Master or Slave Select
VCC
Power
GND
Ground
Selection Guide
7C138-15
7C139-15
7C138-25
7C139-25
7C138-35
7C139-35
7C138-55
7C139-55
Maximum Access Time (ns)
15
25
35
55
Maximum Operating
Current (mA)
Commercial
220
180
160
160
Maximum Standby
Current for ISB1(mA)
Commercial
60
40
30
30



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com