| 전자부품 데이터시트 검색엔진 |
|
CS61318-IP 데이터시트(PDF) 27 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS61318-IP 데이터시트(HTML) 27 Page - Cirrus Logic |
|
27 / 28 page ![]() CS61318 DS441PP2 27 Control & Monitor Frame Format Encoder/ Decoder CS61318 IN HARDWARE MODE 28 1 26 27 5 7 6 8 3 4 2 9 10 + 33 µF RGND 0.1 µF +5V 21 15 + 1.0 µF TGND RV+ TV+ TAOS MCLK RLOOP LLOOP MODE RPOS RNEG RCLK TPOS TNEG TCLK XTALIN XTALOUT RGND TGND 22 14 RTIP RRING TRING TTIP 24 25 12 23 LOS NLOOP 11 JASEL RECEIVE LINE 19 20 R1 R2 1 5 2 6 T1 1:1 0.47 µF TRANSMIT LINE 16 13 0.47 µF 2 6 1 5 R3 R4 SD I SDO T2 1:N Figure 13. Hardware Mode Configuration NOTE: The 0.47 µF capacitor between R1 & R2 may be omitted if common mode noise is not an issue. NOTE: The optional 0.47 µF DC blocking cap eliminates DC saturation current through T2 E1 75 Ω Coaxial Cable E1 120 Ω Twisted Pair R1 ( Ω) 37.5 60 R2 ( Ω) 37.5 60 R3 ( Ω) 15 15 R4 ( Ω) 15 15 T2 1:1.58 1:2 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |