전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LM2502 데이터시트(PDF) 24 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor. Click here to check the latest version.
부품명 LM2502
상세설명  Mobile Pixel Link (MPL) Display Interface Serializer and Deserializer
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

LM2502 데이터시트(HTML) 24 Page - National Semiconductor (TI)

Back Button LM2502 Datasheet HTML 19Page - National Semiconductor (TI) LM2502 Datasheet HTML 20Page - National Semiconductor (TI) LM2502 Datasheet HTML 21Page - National Semiconductor (TI) LM2502 Datasheet HTML 22Page - National Semiconductor (TI) LM2502 Datasheet HTML 23Page - National Semiconductor (TI) LM2502 Datasheet HTML 24Page - National Semiconductor (TI) LM2502 Datasheet HTML 25Page - National Semiconductor (TI) LM2502 Datasheet HTML 26Page - National Semiconductor (TI) LM2502 Datasheet HTML 27Page - National Semiconductor (TI)  
Zoom Inzoom in Zoom Outzoom out
 24 / 27 page
background image
Application Information (Continued)
RGB565 APPLICATION
The LM2502 chipset may also be configured for a RGB565
application. This is also known as a "buffer-less" or "dumb"
display application. In this configuration 16 color bits (R[4:0],
G[5:0], B[4:0]), Pixel Clock (PCLK) and two control bits (VS
and HS) are supported. An external invertor is also required.
To configure for the RGB565 mode, the i80 mode must be
selected. The Pixel clock should be connected to both the
CLK input and the WR* pins on the Master. The PLL_CON
pins should be configured for a 6X mode, as it takes 5 MC
cycles to transfer the RGB data, and the 6X setting will
provide a 50% output PCLK from the Slave device. The 50%
duty cycle PCLK is created by the WR* signal which pulses
low for 3 MC cycles and is high for 2 MC cycles and an idle
MC cycle. See Figure 20 for details. Support is provided for
PCLKs in the 3 to 25 MHz range. PLLCON setting of X8 is
also possible, however, the Slave output PCLK (WR*) will
have some duty cycle distortion (37.5%).
Slower PCLK rates maybe supported if a higher frequency
multiple of the PCLK is available. For example, if a 2MHz
PCLK is required, then a 6MHz CLK (freq locked, not phase)
may be applied to the MST CLK input and the 2MHz PCLK
to the MST WR* signal input. The PLLCON setting should be
selected as 2X (PLLCON[2:0] = 000’b). Once again 5 MC
cycles are required to transfer the pixel data, and the WR*
(PCLK) will be 50% duty cycle. The applied CLK and
PLLCON should be selected such that is creates a 6X
multiple on MC to ensure a 50% duty cycle.
QVGA Example - For a QVGA display (320 by 240), with 16
bits of color depth and 60 frames per second, a net band-
width requirement is 73.728 Mbps. Maximum transfer rate
for the LM2502 chipset is 245 Mbps (307 Mbps raw - in-
cludes overhead), thus there is adequate bandwidth for this
application and even larger resolution displays.
20093301
FIGURE 19. Display Interface Application
20093322
FIGURE 20. RGB565 Application
www.national.com
24



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com