| 전자부품 데이터시트 검색엔진 |
|
STR720 데이터시트(PDF) 106 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STR720 데이터시트(HTML) 106 Page - STMicroelectronics |
|
106 / 401 page ![]() STR720 - DRAM CONTROLLER (DRAMC) 106/401 Bank 4 Configuration Register (MB4Config) Address Offset: 0Ch Reset value: 0000h The Bank 4 Configuration Register (MB4Config) is a 16-bit read/write control register used to configure specific parameters of external region 4 (Bank 4). The MB4Config control bits are the same as MB1Config register. Bank 1 SDRAM Configuration Register Low (SDRAM1ConfigLo) Address Offset: 10h Reset value: 0000h The Bank 1 SDRAM Configuration Register Low (SDRAM1ConfigLo) is a 16-bit write only control register used to configure the SDRAM device of external region 1 (Bank 1). The SDRAM1ConfigLo control bits are described below. Bit 15:14 reserved (should be written as zero ). Bit 13:0 MIAB[13:0]: Memory Interface Address Bus. This field defines the data to be written in the SDRAM internal configuration register by directly driving the SDRAM address bus lines. They will be asserted on the SDRAM address bus with the value written in SDRAM1ConfigLo register for one clock period. 15 14 13 12 11 10 9 8 7 6543210 reserved DEVWID[1:0] DATALAT[1:0] SETUPTIME[2:0] IDLETIME[2:0] SDRAMCOL[1:0] rw rw rw rw rw 15 14 13 12 11 10 9 8 765432 1 0 reserved MIAB wo 1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |