| 전자부품 데이터시트 검색엔진 |
|
ST72311J2 데이터시트(PDF) 83 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72311J2 데이터시트(HTML) 83 Page - STMicroelectronics |
|
83 / 94 page ![]() 83/94 ST72311 PERIPHERAL CHARACTERISTICS (Cont’d) Serial Peripheral Interface Ref. Characteristics Configuration Symbol Value Unit Min. Max. SPI Frequency Master fSPI(m) fCPU Slave fSPI(s) dc fCPU 1 Cycle Time Master tCYC(m) 4 500 CC ns Slave tCYC(s) 2 250 CC ns 2 Enable Lead Time Master tLEAD(m) ns Slave tLEAD(s) 120 ns 3 Enable Lag time Master ns Slave 120 ns 4 Clock (SCK)High Time Master tW(SCKH) 100 ns Slave tW(SCKH) 90 ns 5 Clock (SCK) Low Time Master tW(SCKL) 100 ns Slave tW(SCKL) 90 ns 6 Data Set-up Time Master tSU(m) 100 ns Slave tSU(s) 100 ns 7 Data Hold Time (Inputs) Master tH(m) 100 ns Slave tH(s) 100 ns 8 Access Time (Time to Data Active from High Impedance State) Slave tA 0 120 ns 9 Disable Time (Hold Time to High Impedance State) Slave tDIS 240 ns 10 Data Valid Master (Before Capture Edge) tV(m) 0.25 tCYC(m) Slave (After Enable Edge) tV(s) 120 ns 11 Data Hold Time (Outputs) Master (Before Capture Edge) tHO(m) 0.25 tCYC(m) Slave (After Enable Edge) tHO(s) 0ns 12 Rise Time (20% VDD to 70% VDD, CL = 200pF) SPI Outputs (SCK, MOSI, MISO) tRM 100 ns SPI Inputs (SCK, MOSI, MI- SO, SS) tRS 2.0 µs 13 Fall Time (70% VDD to 20% VDD, CL = 200pF) SPI Outputs (SCK, MOSI, MISO) tFM 100 ns SPI Inputs (SCK, MOSI, MI- SO, SS) tFS 2.0 µs 1 128 ---------- 1 4 --- 1 2 --- 83 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |