전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

EPC2021 데이터시트(PDF) 6 Page - Espros Photonics corp

부품명 EPC2021
상세설명  Enhancement Mode Power Transistor
PDF  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  EPC [Espros Photonics corp]
홈페이지  http://www.espros.ch
Logo EPC - Espros Photonics corp

EPC2021 데이터시트(HTML) 6 Page - Espros Photonics corp

  EPC2021 Datasheet HTML 1Page - Espros Photonics corp EPC2021 Datasheet HTML 2Page - Espros Photonics corp EPC2021 Datasheet HTML 3Page - Espros Photonics corp EPC2021 Datasheet HTML 4Page - Espros Photonics corp EPC2021 Datasheet HTML 5Page - Espros Photonics corp EPC2021 Datasheet HTML 6Page - Espros Photonics corp  
Zoom Inzoom in Zoom Outzoom out
 6 / 6 page
background image
eGaN® FET DATASHEET
EPC – THE LEADER IN GaN TECHNOLOGY | WWW.EPC-CO.COM | COPYRIGHT 2019 |
| 6
EPC2021
RECOMMENDED
LAND PATTERN
(units in µm)
RECOMMENDED
STENCIL DRAWING
(units in µm)
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
6050
180
400
X30
X28
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
6050
400
X34
200
X35
R60
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
Information subject to
change without notice.
Revised August, 2019
Recommended stencil should be 4 mil
(100 µm) thick, must be laser cut, openings
per drawing.
Intended for use with SAC305 Type 3 solder,
reference 88.5% metals content.
Additional assembly resources available at
https://epc-co.com/epc/DesignSupport/
AssemblyBasics.aspx
Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to
improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit
described herein; neither does it convey any license under its patent rights, nor the rights of others.
eGaN® is a registered trademark of Efficient Power Conversion Corporation.
EPC Patent Listing: epc-co.com/epc/AboutEPC/Patents.aspx
Land pattern is solder mask defined
Solder mask opening is 180 µm
It is recommended to have on-Cu trace PCB vias
Pad 1 is Gate;
Pads 2, 5, 6, 9,10,13,14, 17, 18, 21, 22,
25, 26, 29 are Source;
Pads 3, 4, 7, 8, 11, 12, 15, 16, 19, 20, 23,
24, 27, 28 are Drain;
Pad 30 is Substrate.*
*Substrate pin should be connected to Source



Html Pages

1 2 3 4 5 6


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com