LFEC datasheet(49/117 Pages) LATTICE

49 / 117 page

3-13

DC and Switching Characteristics

Lattice Semiconductor

LatticeECP/EC Family Data Sheet

Derating Timing Tables

Logic Timing provided in the following sections of the data sheet and the ispLEVER design tools are worst-case

numbers in the operating range. Actual delays at nominal temperature and voltage for best-case process, can be

much better than the values given in the tables. To calculate logic timing numbers at a particular temperature and

voltage multiply the noted numbers with the derating factors provided below.

The junction temperature for the FPGA depends on the power dissipation by the device, the package thermal char-

acteristics (ΘJA), and the ambient temperature, as calculated with the following equation:

TJMAX = TAMAX + (Power * ΘJA)

The user must determine this temperature and then use it to determine the derating factor based on the following

derating tables: TJ °C.

Table 3-4. Delay Derating Table for Internal Blocks

TJ °C

Commercial

TJ °C

Industrial

Power Supply Voltage

1.14V

1.2V

1.26V

—

-40

0.82

0.77

0.71

—

-25

0.82

0.76

0.71

020

0.89

0.83

0.78

0.93

0.87

0.81

105

1.00

0.94

0.89

100

115

1.00

0.95

0.90

110

—

1.00

0.95

0.90

125

—

1.02

0.96

0.91

LFEC 데이터시트(PDF) 49 Page - Lattice Semiconductor

LFEC 데이터시트(HTML) 49 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL