전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

74LVC8T595 데이터시트(PDF) 4 Page - Nexperia B.V. All rights reserved

부품명 74LVC8T595
상세설명  Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NEXPERIA [Nexperia B.V. All rights reserved]
홈페이지  https://www.nexperia.com/
Logo NEXPERIA - Nexperia B.V. All rights reserved

74LVC8T595 데이터시트(HTML) 4 Page - Nexperia B.V. All rights reserved

  74LVC8T595 Datasheet HTML 1Page - Nexperia B.V. All rights reserved 74LVC8T595 Datasheet HTML 2Page - Nexperia B.V. All rights reserved 74LVC8T595 Datasheet HTML 3Page - Nexperia B.V. All rights reserved 74LVC8T595 Datasheet HTML 4Page - Nexperia B.V. All rights reserved 74LVC8T595 Datasheet HTML 5Page - Nexperia B.V. All rights reserved 74LVC8T595 Datasheet HTML 6Page - Nexperia B.V. All rights reserved 74LVC8T595 Datasheet HTML 7Page - Nexperia B.V. All rights reserved 74LVC8T595 Datasheet HTML 8Page - Nexperia B.V. All rights reserved 74LVC8T595 Datasheet HTML 9Page - Nexperia B.V. All rights reserved Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 33 page
background image
Nexperia
74LVC8T595
Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state
74LVC8T595
All information provided in this document is subject to legal disclaimers.
© Nexperia B.V. 2017. All rights reserved.
Product data sheet
Rev. 1 — 9 May 2017
4 / 33
5 Pinning information
5.1 Pinning
74LVC8T595
VCC(B)
VCC(A)
Q0
DS
Q1
OE
Q2
STCP
Q3
SHCP
Q4
MR
Q5
Q7S
Q6
GND
Q7
GND
GND
GND
aaa-026286
1
2
3
4
5
6
7
8
9
10
12
11
14
13
16
15
18
17
20
19
MR
aaa-026287
74LVC8T595
Transparent top view
GND
Q6
Q7
GND
Q5
Q7S
Q4
Q3
SHCP
Q2
STCP
Q1
OE
Q0
DS
GND(1)
9
12
8
13
7
14
6
15
5
16
4
17
3
18
2
19
terminal 1
index area
Figure 5. Pin configuration SOT360-1 (TSSOP20)
(1) This is not a supply pin. The substrate is attached to
this pad using conductive die attach material. There is no
electrical or mechanical requirement to solder this pad.
However, if it is soldered, the solder land should remain
floating or be connected to GND.
Figure 6. Pin configuration SOT764-1 (DHVQFN20)
5.2 Pin description
Table 2. Pin description
Symbol
Pin
Description
VCC(B)
1
supply voltage B (Qn outputs)
Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7 2, 3, 4, 5, 6, 7, 8, 9 data output
GND
10, 11, 12, 13
ground (0 V)
Q7S
14
serial data output
MR
15
master reset input (active LOW)
SHCP
16
shift register clock input
STCP
17
storage register clock input
OE
18
output enable input (active LOW)
DS
19
serial data input
VCC(A)
20
supply voltage A (MR, SHCP, STCP, OE, DS inputs and Q7S
output)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com