전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DAS6001ML3B-B 데이터시트(PDF) 5 Page - Microchip Technology

부품명 DAS6001ML3B-B
상세설명  Ultra-Small, Low Power MEMS Oscillator for Automotive
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

DAS6001ML3B-B 데이터시트(HTML) 5 Page - Microchip Technology

  DAS6001ML3B-B Datasheet HTML 1Page - Microchip Technology DAS6001ML3B-B Datasheet HTML 2Page - Microchip Technology DAS6001ML3B-B Datasheet HTML 3Page - Microchip Technology DAS6001ML3B-B Datasheet HTML 4Page - Microchip Technology DAS6001ML3B-B Datasheet HTML 5Page - Microchip Technology DAS6001ML3B-B Datasheet HTML 6Page - Microchip Technology DAS6001ML3B-B Datasheet HTML 7Page - Microchip Technology DAS6001ML3B-B Datasheet HTML 8Page - Microchip Technology DAS6001ML3B-B Datasheet HTML 9Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 26 page
background image
 2019 Microchip Technology Inc.
DS20006221A-page 5
DSA60XX
Period Jitter,
Peak-to-Peak, Note 10
JPERPK-PK
—
210
—
ps
DSC60x3B
Low Drive,
FOUT =
27 MHz
CL = 5 pF
VDD = 1.8V
—
190
—
VDD =
2.5V/3.3V
—
160
—
DSC60x1B
Std. Drive,
FOUT =
27 MHz
CL = 10 pF
VDD = 1.8V
—
144
—
VDD =
2.5V/3.3V
ELECTRICAL CHARACTERISTICS (CONTINUED)
Electrical Characteristics: Unless otherwise indicated, VDD = 1.8V –5% to 3.3V +10%, TA = –40°C to +125°C.
Parameters
Sym.
Min.
Typ.
Max.
Units
Conditions
Note 1: Pin 4 VDD should be filtered with 0.1 μF capacitor.
2: Not including current through pull-up resistor on EN pin (if configured).
3: Includes frequency variations due to initial tolerance, temp. and power supply voltage.
4: Input waveform must be monotonic with rise/fall time < 10 ms
5: Output Disable time takes up to two periods of the output waveform + 200 ns.
6: For parts configured with OE, not Standby.
7: Output is enabled if pad is floated or not connected.
8: Output Duty Cycle will be 40% to 60% when output frequency is between 40 MHz to 60 MHz.
9: Time to reach 90% of target VDD. Power ramp rise must be monotonic.
10: Peak-to-peak period jitter is measured over 10,000 cycles.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com