5

OPA810

www.ti.com

SBOS799A – AUGUST 2019 – REVISED DECEMBER 2019

Product Folder Links: OPA810

Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated

(1)

(2)

Test levels (all values set by characterization and simulation): (A) 100% tested at 25°C, overtemperature limits by characterization and

simulation; (B) Not tested in production, limits set by characterization and simulation; (C) Typical value only for information.

(3)

Lower of the measured positive and negative slew rate.

(4)

Change in input offset from its value when input is biased to midsupply.

7.5 Electrical Characteristics: 10 V

kΩ connected to mid-supply

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

TEST

AC PERFORMANCE

SSBW

Small-signal bandwidth

135

MHz

C

140

C

68

C

LSBW

Large-signal bandwidth

41

MHz

C

GBWP

Gain-bandwidth product

70

MHz

C

Bandwdith for 0.1-dB

flatness

16

MHz

C

SR

200

V/µs

C

Rise time

4

ns

C

Fall time

4

ns

C

Settling time to 0.1%

47

ns

C

65

C

Settling time to 0.001%

330

ns

C

230

C

Input overdrive recovery

+ 0.5 V) input

55

ns

C

Output overdrive recovery

input

55

ns

C

HD2

Second-order harmonic

distortion

–120

dBc

C

–101

C

HD3

Third-order harmonic

distortion

–137

dBc

C

–101

C

Input-referred voltage noise

f = 500 kHz, flatband

6.3

nV/

√Hz

C

Input-referred current noise

f = 10 kHz

5

fA/

√Hz

C

Closed-loop output

impedance

f = 100 kHz

0.007

Ω

C

DC PERFORMANCE

Open-loop voltage gain

108

120

dB

A

Input offset voltage

100

500

µV

A

Input offset voltage drift

2.5

10

µV/°C

B

Input bias current

2

20

pA

A

Input offset current

1

20

pA

A

CMRR

Common-mode rejection

ratio

80

100

dB

A

80

B

INPUT

Allowable input differential

voltage

See Figure 54

±7

V

C

Common-mode input

impedance

In closed-loop configuration

12 || 2

GΩ||pF

C

Differential input capacitance

In open-loop configuration

0.5

pF

C

Most positive input voltage

(4)

V

A