전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

TUSB216 데이터시트(PDF) 8 Page - Texas Instruments

Click here to check the latest version.
부품명 TUSB216
상세설명  TUSB216 USB 2.0 High-speed Signal Conditioner With Battery Charging Controller
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TUSB216 데이터시트(HTML) 8 Page - Texas Instruments

Back Button TUSB216 Datasheet HTML 4Page - Texas Instruments TUSB216 Datasheet HTML 5Page - Texas Instruments TUSB216 Datasheet HTML 6Page - Texas Instruments TUSB216 Datasheet HTML 7Page - Texas Instruments TUSB216 Datasheet HTML 8Page - Texas Instruments TUSB216 Datasheet HTML 9Page - Texas Instruments TUSB216 Datasheet HTML 10Page - Texas Instruments TUSB216 Datasheet HTML 11Page - Texas Instruments TUSB216 Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 33 page
background image
tBUF
tHDSTA
tR
tLOW
tHDDAT
t
HIGH
tF
tSUDAT
tSUSTA
tHDSTA
tSUSTO
P
S
S
P
SDA
SCL
30%
70%
30%
70%
tSTABLE
VCC
RSTN
tRSTN_PW
VIL(MAX)
VCC(MIN)
tRAMP
8
TUSB216
SLLSEZ6A – FEBRUARY 2019 – REVISED DECEMBER 2019
www.ti.com
Product Folder Links: TUSB216
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
6.7 Timing Requirements
MIN
NOM
MAX
UNIT
POWER UP TIMING
TRSTN_PW
Minimum width to detect a valid RSTN signal assert when the pin is actively
driven low
100
µs
TSTABLE
VCC must be stable before RSTN de-assertion
300
µs
TREADY
Maximum time needed for the device to be ready after RSTN is de-
asserted.
500
µs
TRAMP
VCC ramp time
100
ms
TRAMP
VCC ramp time
0.2
ms
I2C (STD)
tSUSTO
Stop setup time, SCL (Tr=600ns-1000ns), SDA (Tf=6.5ns-106.5ns), 100kHz
STD
4
µs
tHDSTA
Start hold time, SCL (Tr=600ns-1000ns), SDA (Tf=6.5ns-106.5ns), 100kHz
STD
4
µs
tSUSTA
Start setup time, SCL (Tr=600ns-1000ns), SDA (Tf=6.5ns-106.5ns), 100kHz
STD
4.7
µs
tSUDAT
Data input or False start/stop, setup time, SCL (Tr=600ns-1000ns), SDA
(Tf=6.5ns-106.5ns), 100kHz STD
250
ns
tHDDAT
Data input or False start/stop, hold time, SCL (Tr=600ns-1000ns), SDA
(Tf=6.5ns-106.5ns), 100kHz STD
5
µs
tBUF
Bus free time between START and STOP conditions
4.7
µs
tLOW
Low period of the I2C clock
4.7
µs
tHIGH
High period of the I2C clock
4
µs
tF
Fall time of both SDA and SCL signals
300
ns
tR
Rise time of both SDA and SCL signals
1000
ns
Figure 1. Power On and Reset Timing
Figure 2. I2C Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com