CS7666 datasheet(23/42 Pages) CIRRUS

23 / 42 page

CS7666

DS302PP1

Operational Control Register (06h)

OBLU

Logic high causes the first line after VREF of the odd field to be processed as a BLUE line. Logic

low causes the first line of the odd field to be processed as a RED line.

EBLU

Logic high causes the first line after VREF of the even field to be processed as a BLUE line.

Logic low causes the first line of the even field to be processed as a RED line.

POSPIX

Logic “1” causes the first pixel of the first line to be treated as a positive pixel in the color sep-

aration block. Logic “0” causes the first pixel to be treated as a negative pixel. Try toggling this

bit if the colors appear “reversed”.

The Output Enable Bit operates in conjunction with the external Output Enable Pin, as illustrat-

ed in Table 15.

INREF

Logic “1” causes CS7666 to accept HREF input and VREF input pins as the reference inputs

signals. EAV and SAV codes in the CCD data stream are ignored. Logic “0” causes the internal

de-formatter to decode and follow the embedded EAV and SAV codes sent from the CCD dig-

itizer (as with the CS7615).

INTERL

Logic “0” places the digital outputs in interleaved mode with alternate Y and CrCb data on the

DO[A0..A9] 10-Bit output. Logic “1” places the digital outputs in parallel mode with Y data on

DO[A0..A9] and CrCb on the DO[B0..B9] outputs.

ZV A

Logic “1” causes VREFOUT pin to output a VSYNC signal compatible with ZV port specifica-

tions as well as many composite video encoders.

res

INTERL

INREF

POSPIX

EBLU

OBLU

Reserved

R/W

OE Bit

OE Pin

Digital

Outputs

Enabled

High-Z

Enabled

Table 15. OE Pin and Bit Operation

CS7666 데이터시트(PDF) 23 Page - Cirrus Logic

CS7666 데이터시트(HTML) 23 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

데이터시트 다운로드

링크 URL