전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CS42418 데이터시트(PDF) 35 Page - Cirrus Logic

부품명 CS42418
상세설명  110 dB, 192kHz 8-Ch CODEC WITH PLL
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS42418 데이터시트(HTML) 35 Page - Cirrus Logic

Back Button CS42418 Datasheet HTML 31Page - Cirrus Logic CS42418 Datasheet HTML 32Page - Cirrus Logic CS42418 Datasheet HTML 33Page - Cirrus Logic CS42418 Datasheet HTML 34Page - Cirrus Logic CS42418 Datasheet HTML 35Page - Cirrus Logic CS42418 Datasheet HTML 36Page - Cirrus Logic CS42418 Datasheet HTML 37Page - Cirrus Logic CS42418 Datasheet HTML 38Page - Cirrus Logic CS42418 Datasheet HTML 39Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 67 page
background image
35
CS42418
5.5.2
ADC ONE_LINE MODE (ADC_OLX)
Default = 00
Function:
These bits select which mode the ADC will use. By default one-line mode is disabled but can be se-
lected using these bits. Please see Figures 10 and 11 to see the format of one-line mode 1 and
one-line mode 2.
5.5.3
DAC ONE_LINE MODE (DAC_OLX)
Default = 00
Function:
These bits select which mode the DAC will use. By default one-line mode is disabled but can be se-
lected using these bits. Please see Figures 10 and 11 to see the format of one-line mode 1 and
one-line mode 2.
5.5.4
CODEC RIGHT JUSTIFIED BITS (CODEC_RJ16)
Default = 0
Function:
This bit determines how many bits to use during right justified mode for the DAC and ADC. By default
the DAC and ADC will be in RJ24 bits but can be set to RJ16 bits.
0 - 24 bit mode.
1 - 16 bit mode.
DIF1
DIF0
Description
Format
Figure
00
Left Justified, up to 24-bit data
09
01
I2S, up to 24-bit data
18
10
Right Justified, 16-bit or 24-bit data
27
11
reserved
--
Table 7. Digital Interface Formats
ADC_OL1
ADC_OL2
Description
Format
Figure
00
DIF: take the DIF setting from reg04h[7:6]
--
01
One-Line #1
310
10
One-Line #2
411
11
reserved
--
Table 8. ADC One_Line Mode
DAC_OL1
DAC_OL2
Description
Format
Figure
00
DIF: take the DIF setting from reg04h[7:6]
--
01
One-Line #1
310
10
One-Line #2
411
11
reserved
--
Table 9. DAC One_Line Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com