| 전자부품 데이터시트 검색엔진 |
|
AX58200BT 데이터시트(PDF) 61 Page - ASIX Electronics Corporation |
|
|
|||||||||||||||||||||||||||||
AX58200BT 데이터시트(HTML) 61 Page - ASIX Electronics Corporation |
|
61 / 180 page ![]() 61 Copyright © 2019 ASIX Electronics Corporation. All rights reserved. AX58200 EtherCAT Slave Controller SoC 2.3.7 USB Clock Source The clock sources of USB 1.0 and 2.0 systems are generated from USB2.0 PHY clock or programmable PLL output. The generated clocks are shown in Figure 2.3-7. USB1.1 Host Controller USB2.0 OTG Controller USB2.0 Device Controller USB1.1 Device Controller USB2.0 OTG PHY PLLFOUT USB1.1 OTG Controller USB2.0 Host Controller 30MHz USB1.1 OTG PHY 48MHz /(USBDIV + 1) HXT Figure 2.3-7: USB Clock Source |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |