L6983 datasheet(26/63 Pages) STMICROELECTRONICS

26 / 63 page

Closing the loop

The following picture shows the typical compensation network required to stabilize the system.

Figure 23. Block diagram of the loop

VREF

RLOAD

COUT

switch

filter

Resistor divider

Error amplifier

Compensation

network

PWM comparator

PWM control

Current sense

IHS/gCS

VIN

7.1

GCO(s) control to output transfer function

The accurate control to output transfer function for a buck peak current mode converter can be written as follows:

GCOs =RLOAD∙gCS∙

1+RLOAD∙TSW

L ∙ mC∙ 1−D −0.5 ∙

1+ sωZ1+sωP∙FHs

(10)

Where RLOAD represents the load resistance, the gCS equivalent sensing trans-conductance of the current sense

circuitry, ωP the single pole introduced by the power stage and the ωZ zero given by the ESR of the output

capacitor. FH(s) accounts the sampling effect performed by the PWM comparator on the output of the error

amplifier that introduces a double pole at one half of the switching frequency.

ωZ= 1ESR∙COUT

(11)

ωP= 1

RLOAD∙COUT+mC∙ 1−D −0.5

L∙COUT∙fSW

(12)

where:

mC=1+SeSn

Se=ISLOPE∙fSW

Sn=VIN−VOUT

(13)

Where ISLOPE is equal to 1 A.

Sn represents the on-time slope of the sensed inductor current, Se the on-time slope of the external ramp that

implements the slope compensation to avoid sub-harmonic oscillations at duty cycle over 50%.

The sampling effect contribution FH (s) is:

L6983

Closing the loop

DS13116 - Rev 1

page 26/63

L6983 데이터시트(PDF) 26 Page - STMicroelectronics

L6983 데이터시트(HTML) 26 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

데이터시트 다운로드

링크 URL