전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CH5101A 데이터시트(PDF) 7 Page - List of Unclassifed Manufacturers

부품명 CH5101A
상세설명  CMOS Monochrome Digital Video Camera
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ETC1 [List of Unclassifed Manufacturers]
홈페이지  
Logo ETC1 - List of Unclassifed Manufacturers

CH5101A 데이터시트(HTML) 7 Page - List of Unclassifed Manufacturers

Back Button CH5101A Datasheet HTML 3Page - List of Unclassifed Manufacturers CH5101A Datasheet HTML 4Page - List of Unclassifed Manufacturers CH5101A Datasheet HTML 5Page - List of Unclassifed Manufacturers CH5101A Datasheet HTML 6Page - List of Unclassifed Manufacturers CH5101A Datasheet HTML 7Page - List of Unclassifed Manufacturers CH5101A Datasheet HTML 8Page - List of Unclassifed Manufacturers CH5101A Datasheet HTML 9Page - List of Unclassifed Manufacturers CH5101A Datasheet HTML 10Page - List of Unclassifed Manufacturers CH5101A Datasheet HTML 11Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 32 page
background image
CHRONTEL
CH5101A
201-0000-033 Rev 1.0, 6/2/99
7
Functional Description
The CH5101 accepts a light input to a photosensitive array, and produces a digital video stream in response.
The
internal functions performed are:
•
Scanning of the photodiode array into a serial data stream.
•
Programmable gain sample and hold with programmable offset.
•
Digitization of data stream.
•
Programmable gamma correction.
•
Interpolate/Decimate data to desired resolution
•
Formatting of the data stream for the desired type of output.
•
Automatic Shutter, Gain and Black Setting.
•
Timing signal generation.
•
Bus control.
•
Power up control of key register bits
Scanning of the photodiode array:
The CH5101 serializes the data captured in the photo array, and outputs one pixel of data each clock period. The
first row is output a programmable number of lines after the leading edge of the vertical sync output. After the
entire row has been output, the next row will be addressed and output. Correlated double sampling techniques are
used during readout to reduce fixed pattern noise. After this transfer is complete, pixel data is serially sent to the
programmable gain amplifier and then to an A/D converter.
Programmable gain sample and hold:
The programmable gain is divided into two sections. The first gain block is controlled by PGSH[2:0] and the sec-
ond by the ADFS control. ADFS can be treated as the MSB of the gain control, and a plot of gain versus control set-
ting is shown below. The programmable gain section also provides a bias adjustment, under the control of the an
chip DAC. When the ASBE bit is a one (default) this DAC value is determined automatically, via a feedback loop
which monitors the A/D output signal. When the ASBE bit is a zero, the DAC can be controlled via BCLMP[7:0].
0
2
4
6
8
10
12
14
16
0
5
10
15
20
25
30
GaindB
n
Gain
n



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com