STM32MP151DAC1 datasheet(31/253 Pages) STMICROELECTRONICS

31 / 253 page

DS12500 Rev 3

31/253

STM32MP151A/D

Functional overview

3.9.2

System reset sources

The power-on reset initializes all registers while the system reset reinitializes the system

except for the debug, part of the RCC and power controller status registers, as well as the

backup power domain.

An application reset is generated from one of the following sources:

–

a reset from NRST pad

–

a reset from POR and PDR signal (generally called power-on reset)

–

a reset from BOR (generally called brownout)

–

a reset from the independent watchdogs 1

–

a reset from the independent watchdogs 2

–

a software reset from the Cortex-M4 (MCU)

–

a software reset from the Cortex-A7 (MPU)

–

a failure on HSE, when the clock security system feature is activated

A system reset is generated from one of the following sources:

–

An application reset,

–

A reset from POR_VDDCORE signal,

–

Every time the system exits from Standby.

3.10

Hardware semaphore (HSEM)

The HW semaphore block provides 64 (32-bit) register-based semaphores.

The semaphores can be used to ensure synchronization between different processes

running on a core and between different cores. The HSEM provides a non blocking

mechanism to lock semaphores in an atomic way. The following functions are provided:

•

Locking a semaphore can be done in 2 ways:

–

2-step lock: by writing CoreID and ProcessID to the semaphore, followed by a

read check.

–

1-step lock: by reading the CoreID from the semaphore.

•

Interrupt generation when a semaphore is freed.

–

Each semaphore may generated an interrupt on one of the interrupt lines.

•

Semaphore clear protection.

–

A semaphore is only cleared when CoreID and ProcessID matches.

•

Global semaphore clear per CoreID.

3.11

Inter-processor communication controller (IPCC)

The inter-processor communication controller (IPCC) is used for communicating data

between two processors.

The IPCC block provides a non blocking signaling mechanism to post and retrieve

communication data in an atomic way. It provides the signaling for four channels:

•

two channels in the direction from processor 1 to processor 2

•

two channels in the opposite direction.

STM32MP151DAC1 데이터시트(PDF) 31 Page - STMicroelectronics

STM32MP151DAC1 데이터시트(HTML) 31 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL