| 전자부품 데이터시트 검색엔진 |
|
82845MP 데이터시트(PDF) 45 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
82845MP 데이터시트(HTML) 45 Page - Intel Corporation |
|
45 / 157 page ![]() Intel ® 82845MP/82845MZ Chipset-Mobile (MCH-M) 250687-002 Datasheet 45 R 3.6.3. CKESTR – Strength Control Register for CKE Signal Group Address Offset: 31h Default Value: 00h Access: Read Only, Read/Write Size: 8 bits This register controls the drive strength of the I/O buffers for the CKE signal group. This group has two possible loadings depending on the width of SDRAM devices used in each Row of memory (x8 or x16). The proper strength can be independently programmed for each configuration. The actual strength used for each signal is determined by the DRAM Width Register (offset 2Ch). Bit Descriptions 7 Reserved 6:4 CKE x16 Strength Control: Sets drive strength as shown below 000 = 0.75 X (default) 001 = 1.00 X 010 = 1.25 X 011 = 1.50 X 100 = 2.00 X 101 = 2.50 X 110 = 3.00 X 111 = 4.00 X 3 Reserved. 2:0 CKE x8 Strength Control: Sets drive strength as shown below: 000 = 0.75 X (default) 001 = 1.00 X 010 = 1.25 X 011 = 1.50 X 100 = 2.00 X 101 = 2.50 X 110 = 3.00 X 111 = 4.00 X |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |