| 전자부품 데이터시트 검색엔진 |
|
ST8500TR 데이터시트(PDF) 5 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST8500TR 데이터시트(HTML) 5 Page - STMicroelectronics |
|
5 / 37 page ![]() DocID031029 Rev 3 5/37 ST8500 Device architecture 37 2 Device architecture The ST8500 architecture is composed of the following parts: 1. PLC front-end including digital front-end (DFE) and analog front-end (AFE) 2. Real-time engine: the digital core running the lower layers of the PLC protocol stack and implementing modulation, demodulation and advanced forward error corrections (FEC) algorithms 3. Protocol engine: the digital core running the upper layers of the PLC protocol stack and managing the interface with external microcontrollers. 4. Peripherals, crypto, debug section 5. Clock and reset section 6. Power management section The ST8500 detailed architecture is shown in Figure 2. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |