| 전자부품 데이터시트 검색엔진 |
|
PCM4108CPAPT 데이터시트(PDF) 8 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
PCM4108CPAPT 데이터시트(HTML) 8 Page - Texas Instruments |
|
8 / 39 page ![]() PCM4108 SBAS354 − JUNE 2005 www.ti.com 8 Terminal Functions TERMINAL NAME DESCRIPTION I/O NO. FMT0 33 Input Audio Data Format Configuration FMT1 34 Input Audio Data Format Configuration FMT2 35 Input Audio Data Format Configuration FS0 36 Input Sampling Mode Configuration FS1 37 Input Sampling Mode Configuration NC 38 − No Internal Connection NC 39 − No Internal Connection NC 40 − No Internal Connection NC 41 − No Internal Connection VREF2+ 42 Input High Reference Voltage; connect to VCC or external reference VREF2− 43 Input Low Reference Voltage; connect to AGND AGND2 44 Ground Analog Ground VOUT8− 45 Output Channel 8 Analog Output, Inverted VOUT8+ 46 Output Channel 8 Analog Output, Noninverted VOUT4− 47 Output Channel 4 Analog Output, Inverted VOUT4+ 48 Output Channel 4 Analog Output, Noninverted VCOM2 49 Output DC Common-Mode Voltage for Channels 3, 4, 7, and 8 VREF7+ 50 Output Channel 7 Analog Output, Noninverted VREF7− 51 Output Channel 7 Analog Output, Inverted VREF3+ 52 Output Channel 3 Analog Output, Noninverted VREF3− 53 Output Channel 3 Analog Output, Inverted VCC2 54 Power Analog Power-Supply, +5V VOUT3+ 55 Input High Reference Voltage; Connect to VCC or External Reference VOUT3− 56 Input Low Reference Voltage; Connect to AGND VOUT4− 57 Input Low Reference Voltage; Connect to AGND VOUT4+ 58 Input High Reference Voltage; Connect to VCC or External Reference VCC1 59 Power Analog Power-Supply, +5V VOUT6− 60 Output Channel 6 Analog Output, Inverted VOUT6+ 61 Output Channel 6 Analog Output, Noninverted VOUT2− 62 Output Channel 2 Analog Output, Inverted VOUT2+ 63 Output Channel 2 Analog Output, Noninverted VCOM1 64 Output DC Common-Mode Voltage for Channels 1, 2, 5, and 6 (1) Bank A refers to Channels 1 through 4 and the control register bank used to control the functions associated with these channels, while Bank B refers to Channels 5 through 8 and the control register bank used to control the functions associated with these channels. (2) For register write operations, both banks may be selected and written to simultaneously. However, for register read operations, only one bank may be selected. If both banks are selected for a read operation, the state of the CDOUT pin will be indeterminate. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |