| 전자부품 데이터시트 검색엔진 |
|
BTS71040-4ESE 데이터시트(PDF) 21 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
BTS71040-4ESE 데이터시트(HTML) 21 Page - Infineon Technologies AG |
|
21 / 82 page ![]() Data Sheet 21 Rev. 1.00 2018-10-16 BTS71040-4ESE SPOC™+2 Power Supply 6 Power Supply The BTS71040-4ESE is supplied by two supply voltages: • Power Supply Voltage (VS) • Digital Supply Voltage (VDD) The VS supply line is connected to a battery feed and used for the driving circuitry of the power stages, while VDD is used for the SPI logic and for driving SO pin. VS and VDD supply voltages have an undervoltage detection circuit, which prevents the activation of the associated function in case the measured voltage is below the undervoltage threshold. More in detail: • An undervoltage on VDD supply prevents SPI communication. SPI registers are reset to their default values • An undervoltage on VS supply switches OFF all channels, even in Limp Home mode. The channels are enabled again as soon as VS ≥ VS(OP) The voltage at pin VS is also monitored. In case of a negative voltage transient on VS resulting in VS < VS(TP) when the device is out of Sleep mode, any SPI command sent by the microcontroller is not accepted (see Chapter 6.2 and Chapter 10.5 for further information). An overview of channel behavior according to different VS and VDD supply voltages is shown in Table 9. Table 9 Device capability as function of VS and VDD1) 1) Valid after a successful supply voltage ramp-up. VDD ≤ VDD(PO) (VDD(PO) see P_6.4.1.1) VDD > VDD(PO) VS ≤ VS(TP) (VS(TP) see P_6.4.0.5) Channels are OFF Channels are OFF SPI registers reset SPI registers protected SPI communication not available (fSCLK = 0 MHz) SPI communication available2) (fSCLK = 5 MHz) 2) Write commands are ignored. Furthermore the device responds with STDDIAG only. Limp Home mode not available Limp Home mode not available VS(TP) < VS ≤ VS(UV) (VS(UV) see P_6.4.0.1) Channels are OFF Channels are OFF SPI registers reset SPI registers available SPI communication not available (fSCLK = 0 MHz) SPI communication available (fSCLK = 5 MHz) Limp Home mode available (channels are OFF) Limp Home mode available (channels are OFF) VS > VS(UV)3) 3) The undervoltage condition on VS supply must be considered. See Chapter 6.2. Channels cannot be controlled by SPI Channels can be controlled by SPI SPI registers reset SPI registers available SPI communication not available (fSCLK = 0 MHz) SPI communication available (fSCLK = 5 MHz) Limp Home mode available Limp Home mode available |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |