2EDF7275K datasheet(9/38 Pages) INFINEON

9 / 38 page

Final datasheet

Rev.2.5

2020-03-17

EiceDRIVER™ 2EDi product family

2EDSx reinforced, 2EDFx functional isolated 4A/8A, 1A/2A gate drivers

Pin configurations by device type

For package drawing details see Chapter 7 Package outline dimensions.

Table 3

Pin description for dual-channel input mode (with DISABLE, SLDOP, DTC)

Pin#

LGA

Symbol

Description

INA

Digital CMOS / TTL logic signal input for channel A with internal pull-down resistor to GNDI

If channel is not used it is recommended to connect pin to GNDI (see Chapter 3.4)

INB

Digital CMOS / TTL logic signal input for channel B with internal pull-down resistor to GNDI

If channel is not used it is recommended to connect pin to GNDI (see Chapter 3.4)

VDDI

Supply voltage (input side) 3.3 V (Internal SLDO available)

It is recommended to place a bypass capacitor from VDDI to GNDI (see Chapter 3.3.1)

GNDI

Ground input side (all signals on input side are referenced to this pin)

(see Chapter 3.3.1)

DISABLE

Digital CMOS / TTL logic input for both channels A and B

Logic input high disables both output channels

Internal pull-down resistor (see Chapter 3.4)

6DTC

Dead time control

Programmable from 15 ns to 350 ns via resistor to GNDI see Chapter 3.8 Dead Time Control

Internal pull-up resistor; no connection or connection to VDDI disables DTC functionality

SLDOP

Default mode: supply voltage > 3.5V (with external shunt resistor), if pin N.C. or connected to

VDDI

If SLDOP pin is connected to GNDI SLDO Operation is deactivated, for use with 3.3 V supply on

VDDI(see Chapter 3.3.1)

Internal pull-up resistor to VDDI; hard-wired PCB connection recommended

GNDB

Ground for output channel B

OUTB

Output gate driver for channel B

10 VDDB

Supply voltage for output channel B

It is recommended to place a bypass capacitor from VDDB to GNDB (see Chapter 3.3.2)

N.P.

Not present; for channel-to-channel isolation creepage requirements

11 GNDA

Ground for output channel A

12 OUTA

Output gate driver for channel A

13 VDDA

Supply voltage for output channel A

It is recommended to place a bypass capacitor from VDDA to GNDA (see Chapter 3.3.2)

2EDF7275K 데이터시트(PDF) 9 Page - Infineon Technologies AG

2EDF7275K 데이터시트(HTML) 9 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

데이터시트 다운로드

링크 URL