| 전자부품 데이터시트 검색엔진 |
|
LP4065PB6F 데이터시트(PDF) 7 Page - Lowpower Semiconductor inc |
|
|
|||||||||||||||||||||||||||||
LP4065PB6F 데이터시트(HTML) 7 Page - Lowpower Semiconductor inc |
|
7 / 8 page ![]() LP4065-00 Aug.-2018 Email: marketing@lowpowersemi.com www.lowpowersemi.com Page 7 of 8 Preliminary Datasheet LP4065 Thermal Limiting An internal thermal feedback loop reduces the ISET programmed charge current if the die temperature attempts to rise above a preset value of approximately 125°C. This feature protects the LP4065 from excessive temperature and allows the user to push the limits of the power handling capability of a given circuit board without risk of damaging the LP4065. The charge current can be set according to typical (not worst-case) ambient temperature with the assurance that the charger will automatically reduce the current in worst-case conditions. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |