Preliminary Datasheet

LP6299

Email: marketing@lowpowersemi.com www.lowpowersemi.com Page 4 of 11

LP6299 Version 0.2 FEB.-2018

Functional Pin Description

Pin NO.

Pin Name

Description

1

OUT1

Gamma Buffer Output.

2

OUT2

Gamma Buffer Output.

3

OUT3

Gamma Buffer Output.

4

OUT4

Gamma Buffer Output.

5

OUT5

Gamma Buffer Output.

6

OUT6

Gamma Buffer Output.

7

OUT7

Gamma Buffer Output.

8

AVDD

Analog Power Supply Input. Bypass AVDD to AGND with

10μF capacitor.

9

VREF

Reference Input Voltage for Gamma Reference Voltage.

10

Addr

IIC interface Device Address Bit0.

11

AGND

Analog Ground.

12

BANK

Bank Selection. BANK = Low : BANK A. BANK = High : BANK B

13

DGND

Digital Ground.

14

SCL

IIC interface clock signal.

15

SDA

IIC interface data signal.

16

WPN

EEPROM Write Read Protection.

WPN = Low: Write Read Enable. WPN = High: Write Read disable.

17

DVDD

Digital Power Supply Input. Bypass DVDD to DGND with 10μ F capacitor.

18

OUT8

Gamma Buffer Output.

19

OUT9

Gamma Buffer Output.

20

OUT10

Gamma Buffer Output.

21

OUT11

Gamma Buffer Output.

22

OUT12

Gamma Buffer Output.

23

OUT13

Gamma Buffer Output.

24

OUT14

Gamma Buffer Output.

25

AGND

Analog Ground.

26

SET

Full-Scale Sink-Current Adjustment Input. Connect a resistor from SET to AGND to set the sink

current.

27

OPP

VCOM Amplifier Positive Input.

28

OPN

VCOM Amplifier Negative Input.

29

AGND

Analog Ground.

30

OPO

VCOM Amplifier Output.

31

AVDD

Analog Power Supply Input. Bypass AVDD to AGND with 10μF capacitor.

32

AVDD

Analog Power Supply Input.

Bypass AVDD to AGND with 10μF capacitor.

33

EP

Exposed Pad. Connect this pin to AGND.