전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

RM48L540DPGET 데이터시트(PDF) 53 Page - Texas Instruments

Click here to check the latest version.
부품명 RM48L540DPGET
상세설명  RM48Lx40 16- and 32-Bit RISC Flash Microcontroller
PDF  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

RM48L540DPGET 데이터시트(HTML) 53 Page - Texas Instruments

Back Button RM48L540DPGET Datasheet HTML 49Page - Texas Instruments RM48L540DPGET Datasheet HTML 50Page - Texas Instruments RM48L540DPGET Datasheet HTML 51Page - Texas Instruments RM48L540DPGET Datasheet HTML 52Page - Texas Instruments RM48L540DPGET Datasheet HTML 53Page - Texas Instruments RM48L540DPGET Datasheet HTML 54Page - Texas Instruments RM48L540DPGET Datasheet HTML 55Page - Texas Instruments RM48L540DPGET Datasheet HTML 56Page - Texas Instruments RM48L540DPGET Datasheet HTML 57Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 174 page
background image
RM48L940, RM48L740, RM48L540
www.ti.com
SPNS175C – APRIL 2012 – REVISED JUNE 2015
6.3
Power Sequencing and Power On Reset
6.3.1
Power-Up Sequence
There is no timing dependency between the ramp of the VCCIO and the VCC supply voltage. The power-
up sequence starts with the I/O voltage rising above the minimum I/O supply threshold, (see Table 6-4 for
more details), core voltage rising above the minimum core supply threshold and the release of power-on
reset. The high-frequency oscillator will start up first and its amplitude will grow to an acceptable level. The
oscillator start up time is dependent on the type of oscillator and is provided by the oscillator vendor. The
different supplies to the device can be powered up in any order.
The device goes through the following sequential phases during power up.
Table 6-3. Power-Up Phases
Oscillator start-up and validity check
1032 oscillator cycles
eFuse autoload
1180 oscillator cycles
Flash pump power up
688 oscillator cycles
Flash bank power up
617 oscillator cycles
Total
3517 oscillator cycles
The CPU reset is released at the end of the sequence in Table 6-3 and fetches the first instruction from
address 0x00000000.
Copyright © 2012–2015, Texas Instruments Incorporated
System Information and Electrical Specifications
53
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com